Home
last modified time | relevance | path

Searched refs:MUX_PB00N_CCL_IN1 (Results 1 – 21 of 21) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51j18a.h1093 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1094 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51j19a.h1093 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1094 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51j20a.h1093 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1094 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51n19a.h1535 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1536 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51n20a.h1535 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1536 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51p19a.h1765 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1766 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsamd51p20a.h1765 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1766 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
/hal_atmel-latest/asf/sam0/include/same51/pio/
Dsame51j19a.h1127 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1128 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame51j20a.h1127 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1128 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame51j18a.h1127 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1128 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame51n19a.h1569 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1570 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame51n20a.h1569 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1570 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
/hal_atmel-latest/asf/sam0/include/same53/pio/
Dsame53j18a.h1146 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1147 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame53j19a.h1146 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1147 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame53j20a.h1146 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1147 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame53n19a.h1624 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1625 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame53n20a.h1624 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1625 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
/hal_atmel-latest/asf/sam0/include/same54/pio/
Dsame54n19a.h1658 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1659 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame54n20a.h1658 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1659 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame54p20a.h1896 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1897 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)
Dsame54p19a.h1896 #define MUX_PB00N_CCL_IN1 _L_(13) macro
1897 #define PINMUX_PB00N_CCL_IN1 ((PIN_PB00N_CCL_IN1 << 16) | MUX_PB00N_CCL_IN1)