Home
last modified time | relevance | path

Searched refs:MUX_PA30H_GCLK_IO0 (Results 1 – 25 of 88) sorted by relevance

1234

/hal_atmel-latest/asf/sam0/include/samd20/pio/
Dsamd20e14.h99 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
100 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20e15.h99 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
100 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20e16.h99 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
100 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20e17.h99 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
100 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20e18.h99 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
100 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g18u.h117 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
118 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g17u.h117 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
118 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g14.h127 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
128 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g15.h127 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
128 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g16.h127 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
128 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd20g18.h127 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
128 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
/hal_atmel-latest/asf/sam0/include/samd21/pio/
Dsamd21e15a.h98 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
99 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd21e16a.h98 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
99 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd21e17a.h98 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
99 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamd21e18a.h98 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
99 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
/hal_atmel-latest/asf/sam0/include/samc20/pio/
Dsamc20e15a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamc20e16a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamc20e17a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamc20e18a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
/hal_atmel-latest/asf/sam0/include/samr21/pio/
Dsamr21e16a.h112 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
113 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamr21e17a.h112 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
113 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamr21e18a.h112 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
113 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
/hal_atmel-latest/asf/sam0/include/samc21/pio/
Dsamc21e15a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamc21e16a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
Dsamc21e17a.h152 #define MUX_PA30H_GCLK_IO0 _L_(7) macro
153 #define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)

1234