Home
last modified time | relevance | path

Searched refs:MUX_PA23E_SCIF_GCLK_IN0 (Results 1 – 18 of 18) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/pio/
Dsam4lc2a.h605 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
606 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc4a.h605 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
606 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc8a.h605 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
606 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls2a.h668 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
669 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls4a.h668 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
669 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls8a.h668 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
669 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc2b.h997 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
998 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc4b.h997 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
998 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc8b.h997 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
998 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls2b.h1018 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1019 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls4b.h1018 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1019 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls8b.h1018 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1019 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc2c.h1674 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1675 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc4c.h1674 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1675 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4lc8c.h1674 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1675 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls2c.h1627 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1628 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls4c.h1627 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1628 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)
Dsam4ls8c.h1627 #define MUX_PA23E_SCIF_GCLK_IN0 _L_(4) macro
1628 #define PINMUX_PA23E_SCIF_GCLK_IN0 ((PIN_PA23E_SCIF_GCLK_IN0 << 16) | MUX_PA23E_SCIF_GCLK_IN0)