Home
last modified time | relevance | path

Searched refs:MUX_PA21O_ADC0_DRV15 (Results 1 – 23 of 23) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51g18a.h1131 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1132 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51g19a.h1131 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1132 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51j18a.h1461 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1462 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51j19a.h1461 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1462 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51j20a.h1461 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1462 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51n19a.h2087 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2088 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51n20a.h2087 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2088 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51p19a.h2369 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2370 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsamd51p20a.h2369 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2370 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
/hal_atmel-latest/asf/sam0/include/same51/pio/
Dsame51j19a.h1495 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1496 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame51j20a.h1495 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1496 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame51j18a.h1495 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1496 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame51n19a.h2121 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2122 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame51n20a.h2121 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2122 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
/hal_atmel-latest/asf/sam0/include/same53/pio/
Dsame53j18a.h1514 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1515 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame53j19a.h1514 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1515 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame53j20a.h1514 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
1515 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame53n19a.h2176 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2177 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame53n20a.h2176 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2177 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
/hal_atmel-latest/asf/sam0/include/same54/pio/
Dsame54n19a.h2210 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2211 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame54n20a.h2210 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2211 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame54p20a.h2500 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2501 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)
Dsame54p19a.h2500 #define MUX_PA21O_ADC0_DRV15 _L_(14) macro
2501 #define PINMUX_PA21O_ADC0_DRV15 ((PIN_PA21O_ADC0_DRV15 << 16) | MUX_PA21O_ADC0_DRV15)