Home
last modified time | relevance | path

Searched refs:MUX_PA16O_ADC0_DRV10 (Results 1 – 23 of 23) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51g18a.h1111 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1112 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51g19a.h1111 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1112 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51j18a.h1441 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1442 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51j19a.h1441 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1442 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51j20a.h1441 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1442 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51n19a.h2067 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2068 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51n20a.h2067 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2068 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51p19a.h2349 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2350 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsamd51p20a.h2349 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2350 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
/hal_atmel-latest/asf/sam0/include/same51/pio/
Dsame51j19a.h1475 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1476 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame51j20a.h1475 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1476 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame51j18a.h1475 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1476 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame51n19a.h2101 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2102 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame51n20a.h2101 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2102 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
/hal_atmel-latest/asf/sam0/include/same53/pio/
Dsame53j18a.h1494 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1495 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame53j19a.h1494 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1495 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame53j20a.h1494 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
1495 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame53n19a.h2156 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2157 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame53n20a.h2156 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2157 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
/hal_atmel-latest/asf/sam0/include/same54/pio/
Dsame54n19a.h2190 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2191 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame54n20a.h2190 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2191 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame54p20a.h2480 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2481 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)
Dsame54p19a.h2480 #define MUX_PA16O_ADC0_DRV10 _L_(14) macro
2481 #define PINMUX_PA16O_ADC0_DRV10 ((PIN_PA16O_ADC0_DRV10 << 16) | MUX_PA16O_ADC0_DRV10)