Home
last modified time | relevance | path

Searched refs:MUX_PA10I_CCL_IN5 (Results 1 – 25 of 50) sorted by relevance

12

/hal_atmel-latest/asf/sam0/include/samc20/pio/
Dsamc20e15a.h723 #define MUX_PA10I_CCL_IN5 _L_(8) macro
724 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20e16a.h723 #define MUX_PA10I_CCL_IN5 _L_(8) macro
724 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20e17a.h723 #define MUX_PA10I_CCL_IN5 _L_(8) macro
724 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20e18a.h723 #define MUX_PA10I_CCL_IN5 _L_(8) macro
724 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20g15a.h949 #define MUX_PA10I_CCL_IN5 _L_(8) macro
950 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20g16a.h949 #define MUX_PA10I_CCL_IN5 _L_(8) macro
950 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20g17a.h949 #define MUX_PA10I_CCL_IN5 _L_(8) macro
950 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20g18a.h949 #define MUX_PA10I_CCL_IN5 _L_(8) macro
950 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20j17au.h1047 #define MUX_PA10I_CCL_IN5 _L_(8) macro
1048 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc20j18au.h1047 #define MUX_PA10I_CCL_IN5 _L_(8) macro
1048 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/samc21/pio/
Dsamc21e15a.h763 #define MUX_PA10I_CCL_IN5 _L_(8) macro
764 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc21e16a.h763 #define MUX_PA10I_CCL_IN5 _L_(8) macro
764 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc21e17a.h763 #define MUX_PA10I_CCL_IN5 _L_(8) macro
764 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamc21e18a.h763 #define MUX_PA10I_CCL_IN5 _L_(8) macro
764 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/saml21/pio/
Dsaml21e15b.h737 #define MUX_PA10I_CCL_IN5 _L_(8) macro
738 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsaml21e16b.h737 #define MUX_PA10I_CCL_IN5 _L_(8) macro
738 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsaml21e17b.h737 #define MUX_PA10I_CCL_IN5 _L_(8) macro
738 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsaml21e18b.h737 #define MUX_PA10I_CCL_IN5 _L_(8) macro
738 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsaml21g16b.h1002 #define MUX_PA10I_CCL_IN5 _L_(8) macro
1003 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/samr34/pio/
Dsamr34j16b.h968 #define MUX_PA10I_CCL_IN5 _L_(8) macro
969 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamr34j17b.h968 #define MUX_PA10I_CCL_IN5 _L_(8) macro
969 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamr34j18b.h968 #define MUX_PA10I_CCL_IN5 _L_(8) macro
969 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/samr35/pio/
Dsamr35j16b.h955 #define MUX_PA10I_CCL_IN5 _L_(8) macro
956 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamr35j17b.h955 #define MUX_PA10I_CCL_IN5 _L_(8) macro
956 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)
Dsamr35j18b.h955 #define MUX_PA10I_CCL_IN5 _L_(8) macro
956 #define PINMUX_PA10I_CCL_IN5 ((PIN_PA10I_CCL_IN5 << 16) | MUX_PA10I_CCL_IN5)

12