Home
last modified time | relevance | path

Searched refs:MUX_PA05B_ADC0_AIN5 (Results 1 – 25 of 55) sorted by relevance

123

/hal_atmel-latest/asf/sam0/include/samc20/pio/
Dsamc20e15a.h605 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
606 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20e16a.h605 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
606 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20e17a.h605 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
606 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20e18a.h605 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
606 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20g15a.h819 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
820 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20g16a.h819 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
820 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20g17a.h819 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
820 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20g18a.h819 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
820 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j17au.h909 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
910 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j18au.h909 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
910 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j15a.h1005 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1006 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j16a.h1005 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1006 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j18a.h1005 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1006 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc20j17a.h1005 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1006 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
/hal_atmel-latest/asf/sam0/include/samc21/pio/
Dsamc21e15a.h614 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
615 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21e16a.h614 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
615 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21e17a.h614 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
615 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21e18a.h614 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
615 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21g15a.h919 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
920 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21g17a.h919 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
920 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21g18a.h919 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
920 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21g16a.h919 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
920 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21j17au.h1041 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1042 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
Dsamc21j18au.h1041 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1042 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)
/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51g18a.h1035 #define MUX_PA05B_ADC0_AIN5 _L_(1) macro
1036 #define PINMUX_PA05B_ADC0_AIN5 ((PIN_PA05B_ADC0_AIN5 << 16) | MUX_PA05B_ADC0_AIN5)

123