Home
last modified time | relevance | path

Searched refs:AFEC0 (Results 1 – 25 of 40) sorted by relevance

12

/hal_atmel-latest/asf/sam/include/samv71/
Dsamv71j19.h586 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
638 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
641 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71j20.h592 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
645 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
648 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71j21.h592 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
645 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
648 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71n20.h613 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
671 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
674 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71n19.h618 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
677 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
680 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71n21.h613 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
671 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
674 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71q19.h638 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
702 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
705 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71q20.h638 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
702 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
705 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71q21.h638 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
702 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
705 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
/hal_atmel-latest/asf/sam/include/same70/
Dsame70j21.h581 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
632 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
635 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70j19.h581 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
632 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
635 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70j20.h581 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
632 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
635 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70n19.h613 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
671 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
674 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70n20.h613 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
671 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
674 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70n21.h613 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
671 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
674 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
/hal_atmel-latest/asf/sam/include/same70b/
Dsame70j19b.h596 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
647 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
650 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70j20b.h596 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
647 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
650 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsame70j21b.h596 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
647 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
650 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
/hal_atmel-latest/asf/sam/include/samv71b/
Dsamv71j19b.h601 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
653 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
656 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71j20b.h601 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
653 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
656 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
Dsamv71j21b.h601 #define AFEC0 (0x4003C000) /**< \brief (AFEC0 ) Base Address… macro
653 #define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address… macro
656 #define AFEC_INSTS { AFEC0, AFEC1 } /**< \brief (AFEC ) Instances Li…
/hal_atmel-latest/asf/sam/include/sam4e/
Dsam4e16e.h442 #define AFEC0 (0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
498 #define AFEC0 ((Afec *)0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
Dsam4e8e.h442 #define AFEC0 (0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
498 #define AFEC0 ((Afec *)0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
Dsam4e16c.h438 #define AFEC0 (0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
493 #define AFEC0 ((Afec *)0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
Dsam4e8c.h438 #define AFEC0 (0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro
493 #define AFEC0 ((Afec *)0x400B0000U) /**< \brief (AFEC0 ) Base Address */ macro

12