Home
last modified time | relevance | path

Searched refs:REG_ADC0_INTENCLR (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-3.6.0/asf/sam0/include/samc21n/instance/
Dadc0.h39 #define REG_ADC0_INTENCLR (0x42004404) /**< \brief (ADC0) Interrupt Enable Clear */ macro
62 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x42004404UL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/samc20n/instance/
Dadc0.h39 #define REG_ADC0_INTENCLR (0x42004404) /**< \brief (ADC0) Interrupt Enable Clear */ macro
62 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x42004404UL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/samc20/instance/
Dadc0.h39 #define REG_ADC0_INTENCLR (0x42004404) /**< \brief (ADC0) Interrupt Enable Clear */ macro
62 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x42004404UL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/samc21/instance/
Dadc0.h39 #define REG_ADC0_INTENCLR (0x42004404) /**< \brief (ADC0) Interrupt Enable Clear */ macro
62 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x42004404UL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/samd51/instance/
Dadc0.h48 #define REG_ADC0_INTENCLR (0x43001C2C) /**< \brief (ADC0) Interrupt Enable Clear */ macro
73 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x43001C2CUL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/same53/instance/
Dadc0.h48 #define REG_ADC0_INTENCLR (0x43001C2C) /**< \brief (ADC0) Interrupt Enable Clear */ macro
73 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x43001C2CUL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/same51/instance/
Dadc0.h48 #define REG_ADC0_INTENCLR (0x43001C2C) /**< \brief (ADC0) Interrupt Enable Clear */ macro
73 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x43001C2CUL) /**< \brief (ADC0) Interrupt Enable Cl… macro
/hal_atmel-3.6.0/asf/sam0/include/same54/instance/
Dadc0.h48 #define REG_ADC0_INTENCLR (0x43001C2C) /**< \brief (ADC0) Interrupt Enable Clear */ macro
73 #define REG_ADC0_INTENCLR (*(RwReg8 *)0x43001C2CUL) /**< \brief (ADC0) Interrupt Enable Cl… macro