Home
last modified time | relevance | path

Searched refs:value (Results 1 – 13 of 13) sorted by relevance

/hal_ambiq-3.6.0/mcu/apollo4p/hal/
Dam_hal_otp.c147 uint32_t am_hal_otp_write_word(uint32_t offset, uint32_t value) in am_hal_otp_write_word() argument
165 otp_write_word_func(offset, value); in am_hal_otp_write_word()
167 if ((am_hal_load_ui32((uint32_t *)(AM_REG_OTP_BASEADDR + offset)) & value) != value) in am_hal_otp_write_word()
174 AM_REGVAL(AM_REG_OTP_BASEADDR + offset) = value; in am_hal_otp_write_word()
177 if ((AM_REGVAL(AM_REG_OTP_BASEADDR + offset) & value) != value) in am_hal_otp_write_word()
Dam_hal_adc.h579 #define AM_HAL_ADC_FIFO_SAMPLE(value) (_FLD2VAL(ADC_FIFO_DATA, value) >> 6) argument
580 #define AM_HAL_ADC_FIFO_FULL_SAMPLE(value) (_FLD2VAL(ADC_FIFO_DATA, value)) argument
581 #define AM_HAL_ADC_FIFO_SLOT(value) (_FLD2VAL(ADC_FIFO_SLOTNUM, value)) argument
582 #define AM_HAL_ADC_FIFO_COUNT(value) (_FLD2VAL(ADC_FIFO_COUNT, value)) argument
Dam_hal_audadc.h630 #define AM_HAL_AUDADC_FIFO_LGDATA(value) (_FLD2VAL(AUDADC_FIFOPR_LGDATAPR, value)) argument
631 #define AM_HAL_AUDADC_FIFO_HGDATA(value) (_FLD2VAL(AUDADC_FIFOPR_HGDATAPR, value)) argument
633 #define AM_HAL_AUDADC_FIFO_SLOT(value) (_FLD2VAL(AUDADC_FIFO_MIC, value)) argument
634 #define AM_HAL_AUDADC_FIFO_COUNT(value) (_FLD2VAL(AUDADC_FIFO_COUNT, value)) argument
Dam_hal_otp.h84 uint32_t am_hal_otp_write_word(uint32_t offset, uint32_t value);
Dam_hal_pdm.c639 am_hal_pdm_fifo_threshold_setup(void *pHandle, uint32_t value) in am_hal_pdm_fifo_threshold_setup() argument
649 PDMn(ui32Module)->FIFOTHR = value; in am_hal_pdm_fifo_threshold_setup()
Dam_hal_pdm.h598 uint32_t am_hal_pdm_fifo_threshold_setup(void *pHandle, uint32_t value);
/hal_ambiq-3.6.0/mcu/apollo4p/regs/
Dam_reg_macros.h85 #define AM_BFW(module, reg, field, value) \ argument
87 _VAL2FLD(module##_##reg##_##field, value)))
96 #define AM_BFWn(module, instance, reg, field, value) \ argument
100 _VAL2FLD(module##0_##reg##_##field, value)) )
/hal_ambiq-3.6.0/mcu/apollo4p/hal/mcu/
Dam_hal_cmdq.c473 pCmdQEntry->value = pCmdQ->cmdQBufStart; in am_hal_cmdq_alloc_block()
558 pCmdQEntry->value = pCmdQ->endIdx; in am_hal_cmdq_post_block()
666 pCQAddr = (am_hal_cmdq_entry_t *)pCQAddr->value; in am_hal_cmdq_error_resume()
741 pCQAddr->value = ui32CQPauseSETCLR; in am_hal_cmdq_pause()
895 pCmdQEntry->value = 0; in am_hal_cmdq_post_loop_block()
903 pCmdQEntry->value = pCmdQ->cmdQBufStart; in am_hal_cmdq_post_loop_block()
Dam_hal_bootrom_helper.h96 int (*nv_recovery)( uint32_t value);
Dam_hal_cmdq.h95 uint32_t value; member
Dam_hal_iom.c3299 pCQBlock->value = 0; in am_hal_iom_control()
3493 pCQBlock->value = get_pause_val(pIOMState, pCqRaw->ui32PauseCondition); in am_hal_iom_control()
3498 pCQBlock->value = pCqRaw->pCQEntry[i].value; in am_hal_iom_control()
3506 pCQBlock->value = AM_HAL_IOM_PAUSE_DEFAULT; in am_hal_iom_control()
3509 pCQBlock->value = pCqRaw->ui32StatusSetClr; in am_hal_iom_control()
Dam_hal_mspi.c2455 pCQBlock->value = 0; in am_hal_mspi_control()
2649 pCQBlock->value = get_pause_val(pMSPIState, pCqRaw->ui32PauseCondition); in am_hal_mspi_control()
2655 pCQBlock->value = pCqRaw->pCQEntry[i].value; in am_hal_mspi_control()
2663 pCQBlock->value = AM_HAL_MSPI_PAUSE_DEFAULT; in am_hal_mspi_control()
2666 pCQBlock->value = pCqRaw->ui32StatusSetClr; in am_hal_mspi_control()
/hal_ambiq-3.6.0/components/bluetooth/
Dam_devices_cooper.h636 uint32_t value; member