Home
last modified time | relevance | path

Searched refs:DCB_DEMCR_VC_INTERR_Pos (Results 1 – 10 of 10) sorted by relevance

/cmsis_6-latest/CMSIS/Core/Include/
Dcore_cm3.h1316 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1317 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
1483 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_sc300.h1299 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1300 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
1466 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm4.h1492 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1493 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
1662 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm7.h1714 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1715 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
1884 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm33.h1882 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1883 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
2187 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm35p.h1882 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
1883 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
2187 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm55.h3365 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
3366 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
3724 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_cm85.h3389 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
3390 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
3748 #define CoreDebug_DEMCR_VC_INTERR_Pos DCB_DEMCR_VC_INTERR_Pos
Dcore_starmc1.h2033 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
2034 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …
Dcore_cm52.h3402 #define DCB_DEMCR_VC_INTERR_Pos 9U /*!< DCB … macro
3403 #define DCB_DEMCR_VC_INTERR_Msk (1UL << DCB_DEMCR_VC_INTERR_Pos) /*!< DCB …