Home
last modified time | relevance | path

Searched refs:SCB_DCISW_SET_Pos (Results 1 – 9 of 9) sorted by relevance

/cmsis-latest/CMSIS/Core/Include/
Dcachel1_armv7.h160 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | in SCB_EnableDCache()
236 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | in SCB_InvalidateDCache()
Dcore_starmc1.h934 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
935 #define SCB_DCISW_SET_Msk (0xFFUL << SCB_DCISW_SET_Pos) /*!< SCB D…
3181 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | in SCB_EnableDCache()
3257 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | in SCB_InvalidateDCache()
Dcore_cm7.h825 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
826 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_cm35p.h910 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
911 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_cm33.h910 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
911 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_armv8mml.h910 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
911 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_armv81mml.h971 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
972 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_cm85.h990 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
991 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …
Dcore_cm55.h973 #define SCB_DCISW_SET_Pos 5U /*!< SCB … macro
974 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB …