Home
last modified time | relevance | path

Searched refs:SCB_DCCSW_SET_Pos (Results 1 – 9 of 9) sorted by relevance

/cmsis-latest/CMSIS/Core/Include/
Dcachel1_armv7.h271 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
Dcore_cm7.h832 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
833 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_starmc1.h944 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
945 #define SCB_DCCSW_SET_Msk (0xFFUL << SCB_DCCSW_SET_Pos) /*!< SCB D…
3292 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
Dcore_cm35p.h917 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
918 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_cm33.h917 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
918 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_armv8mml.h917 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
918 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_armv81mml.h978 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
979 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_cm85.h997 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
998 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
Dcore_cm55.h980 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
981 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …