Home
last modified time | relevance | path

Searched refs:SCB_DCCISW_SET_Pos (Results 1 – 9 of 9) sorted by relevance

/cmsis-latest/CMSIS/Core/Include/
Dcachel1_armv7.h201 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_DisableDCache()
306 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_CleanInvalidateDCache()
Dcore_starmc1.h954 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
955 #define SCB_DCCISW_SET_Msk (0xFFUL << SCB_DCCISW_SET_Pos) /*!< SCB D…
3222 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_DisableDCache()
3327 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_CleanInvalidateDCache()
Dcore_cm7.h839 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
840 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_cm35p.h924 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
925 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_cm33.h924 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
925 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_armv8mml.h924 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
925 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_armv81mml.h985 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
986 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_cm85.h1004 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
1005 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …
Dcore_cm55.h987 #define SCB_DCCISW_SET_Pos 5U /*!< SCB … macro
988 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB …