Home
last modified time | relevance | path

Searched refs:rv32m1_level1_irq (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/soc/openisa/rv32m1/
Dsoc.c77 EVENT_UNIT->INTPTEN |= BIT(rv32m1_level1_irq(irq)); in arch_irq_enable()
84 EVENT_UNIT->INTPTEN |= BIT(rv32m1_level1_irq(irq)); in arch_irq_enable()
95 EVENT_UNIT->INTPTEN &= ~BIT(rv32m1_level1_irq(irq)); in arch_irq_disable()
102 EVENT_UNIT->INTPTEN &= ~BIT(rv32m1_level1_irq(irq)); in arch_irq_disable()
114 BIT(rv32m1_level1_irq(irq))) != 0; in arch_irq_is_enabled()
132 return (EVENT_UNIT->INTPTEN & BIT(rv32m1_level1_irq(irq))) != 0; in arch_irq_is_enabled()
Dsoc.h48 static inline uint32_t rv32m1_level1_irq(unsigned int irq) in rv32m1_level1_irq() function