Home
last modified time | relevance | path

Searched refs:rtc_clk_cfg (Results 1 – 1 of 1) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_control_esp32.c634 rtc_clk_config_t rtc_clk_cfg = RTC_CLK_CONFIG_DEFAULT(); in esp32_cpu_clock_configure() local
637 rtc_clk_cfg.xtal_freq = cpu_cfg->xtal_freq; in esp32_cpu_clock_configure()
638 rtc_clk_cfg.cpu_freq_mhz = cpu_cfg->cpu_freq; in esp32_cpu_clock_configure()
645 REG_SET_FIELD(LP_CLKRST_FOSC_CNTL_REG, LP_CLKRST_FOSC_DFREQ, rtc_clk_cfg.clk_8m_dfreq); in esp32_cpu_clock_configure()
646 REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_SCK_DCAP, rtc_clk_cfg.slow_clk_dcap); in esp32_cpu_clock_configure()
647 REG_SET_FIELD(LP_CLKRST_RC32K_CNTL_REG, LP_CLKRST_RC32K_DFREQ, rtc_clk_cfg.rc32k_dfreq); in esp32_cpu_clock_configure()
649 REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_SCK_DCAP, rtc_clk_cfg.slow_clk_dcap); in esp32_cpu_clock_configure()
650 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_CK8M_DFREQ, rtc_clk_cfg.clk_8m_dfreq); in esp32_cpu_clock_configure()
654 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_CK8M_DIV_SEL, rtc_clk_cfg.clk_8m_div - 1); in esp32_cpu_clock_configure()
659 rtc_clk_divider_set(rtc_clk_cfg.clk_rtc_clk_div); in esp32_cpu_clock_configure()
[all …]