Searched refs:pipeline (Results 1 – 9 of 9) sorted by relevance
| /Zephyr-latest/scripts/pylib/twister/twisterlib/ |
| D | runner.py | 963 def _add_to_pipeline(self, pipeline, op: str, additionals: dict=None): argument
969 pipeline.put(task)
977 def process(self, pipeline, done, message, lock, results): argument
1011 self._add_to_pipeline(pipeline, next_op)
1044 self._add_to_pipeline(pipeline, next_op)
1093 self._add_to_pipeline(pipeline, next_op)
1124 self._add_to_pipeline(pipeline, next_op)
1151 self._add_to_pipeline(pipeline, next_op, additionals)
1173 self._add_to_pipeline(pipeline, next_op, additionals)
1202 self._add_to_pipeline(pipeline, next_op, additionals)
[all …]
|
| /Zephyr-latest/subsys/logging/frontends/ |
| D | Kconfig | 65 in the buffer and flushed to the STMESP once the pipeline is ready.
|
| /Zephyr-latest/doc/develop/sca/ |
| D | polyspace.rst | 54 For programmatic access of the results, e.g., in the CI pipeline, the
|
| /Zephyr-latest/doc/hardware/arch/ |
| D | arc-support-status.rst | 92 .. [#f6] currently only ARC VPX scalar port is supported. The support of VPX vector pipeline, VCCM,
|
| /Zephyr-latest/boards/heltec/heltec_wireless_stick_lite_v3/doc/ |
| D | index.rst | 13 … MCU-based SoC (dual-core Xtensa® 32-bit LX7 microprocessor, five stage pipeline rack Structure, m…
|
| /Zephyr-latest/doc/connectivity/networking/ |
| D | net-stack-architecture.rst | 96 act as a way to separate the data processing pipeline (bottom-half) as
|
| /Zephyr-latest/boards/toradex/verdin_imx8mp/doc/ |
| D | index.rst | 44 processors. The microcontroller employs an efficient in-order super-scalar pipeline, allowing
|
| /Zephyr-latest/doc/releases/ |
| D | release-notes-4.0.rst | 890 * Removed an init order circular dependency for the camera pipeline on NXP RT10xx platforms
|
| D | release-notes-2.7.rst | 1881 * :github:`30245` - Bluetooth: controller: event scheduling pipeline preemption by short schedule
|
