Home
last modified time | relevance | path

Searched refs:op2 (Results 1 – 18 of 18) sorted by relevance

/Zephyr-latest/include/zephyr/arch/arm/cortex_a_r/
Dlib_helpers.h17 #define read_sysreg32(op1, CRn, CRm, op2) \ argument
21 #CRm ", " #op2 : "=r" (val) :: "memory"); \
25 #define write_sysreg32(val, op1, CRn, CRm, op2) \ argument
28 #CRm ", " #op2 :: "r" (val) : "memory"); \
45 #define MAKE_REG_HELPER(reg, op1, CRn, CRm, op2) \ argument
48 return read_sysreg32(op1, CRn, CRm, op2); \
52 write_sysreg32(val, op1, CRn, CRm, op2); \
/Zephyr-latest/include/zephyr/arch/arc/asm-compat/
Dasm-macro-32-bit-mwdt.h91 .macro CMPR, op1, op2
92 cmp op1, op2
Dasm-macro-64-bit-mwdt.h91 .macro CMPR, op1, op2
92 cmpl op1, op2
Dasm-macro-32-bit-gnu.h99 .macro CMPR op1, op2
100 cmp \op1, \op2
Dasm-macro-64-bit-gnu.h111 .macro CMPR op1, op2
112 cmpl \op1, \op2
/Zephyr-latest/soc/microchip/mec/mec15xx/
Dsoc_espi_saf_v1.h132 #define MCHP_SAF_OPCODE_REG_VAL(op0, op1, op2, op3) \ argument
134 (((uint32_t)(op2)&0xffU) << 16) | (((uint32_t)(op3)&0xffU) << 24))
/Zephyr-latest/soc/microchip/mec/mec172x/
Dsoc_espi_saf_v2.h156 #define MCHP_SAF_OPCODE_REG_VAL(op0, op1, op2, op3) \ argument
158 (((uint32_t)(op2)&0xffU) << 16) | (((uint32_t)(op3)&0xffU) << 24))
/Zephyr-latest/tests/lib/cmsis_dsp/matrix/src/
Dbinary_q7.c115 op2, arm_mat_mult_q7, OP2_MULT,
Dunary_q15.c108 op2, arm_mat_add_q15, OP2_ADD,
111 op2, arm_mat_sub_q15, OP2_SUB,
Dunary_q31.c108 op2, arm_mat_add_q31, OP2_ADD,
111 op2, arm_mat_sub_q31, OP2_SUB,
Dbinary_f32.c113 op2, arm_mat_mult_f32, OP2_MULT,
Dbinary_f64.c113 op2, arm_mat_mult_f64, OP2_MULT,
Dbinary_q31.c111 op2, arm_mat_mult_q31, OP2_MULT,
Dbinary_f16.c113 op2, arm_mat_mult_f16, OP2_MULT,
Dbinary_q15.c119 op2, arm_mat_mult_q15, OP2_MULT,
Dunary_f16.c125 op2, arm_mat_add_f16, OP2_ADD,
128 op2, arm_mat_sub_f16, OP2_SUB,
Dunary_f32.c121 op2, arm_mat_add_f32, OP2_ADD,
124 op2, arm_mat_sub_f32, OP2_SUB,
Dunary_f64.c109 op2, arm_mat_sub_f64, OP2_SUB,