Searched refs:nd (Results 1 – 25 of 71) sorted by relevance
123
/Zephyr-latest/include/zephyr/dt-bindings/interrupt-controller/ |
D | mchp-xec-ecia.h | 19 #define MCHP_XEC_ECIA(g, gb, na, nd) \ argument 21 (((nd) & 0xff) << 24))
|
/Zephyr-latest/tests/drivers/console/line_splitting/ |
D | line_splitting.robot | 11 Write Line To Uart \rabc\nd\n waitForEcho=false 13 Write Line To Uart \rabc\nd\n waitForEcho=false
|
/Zephyr-latest/tests/cmake/zephyr_get/ |
D | CMakeLists.txt | 146 IMAGE zephyr_get_2nd "sysbuild.2nd" 160 IMAGE zephyr_get_2nd "sysbuild.2nd" 180 IMAGE zephyr_get_2nd "sysbuild.2nd" 231 IMAGE zephyr_get_2nd "sysbuild.2nd" 244 IMAGE zephyr_get_2nd "sysbuild.2nd;sysbuild.main" 257 IMAGE zephyr_get_2nd "sysbuild.2nd;sysbuild.main;cmake cache;environment;local" 266 IMAGE zephyr_get_2nd "sysbuild.2nd;cmake cache;environment" 278 IMAGE zephyr_get_2nd "sysbuild.2nd;sysbuild.main;environment" 375 IMAGE zephyr_get_2nd "sysbuild.2nd" 382 IMAGE zephyr_get_2nd "sysbuild.2nd" [all …]
|
D | sysbuild.cmake | 6 foreach(suffix "2nd" "3rd")
|
/Zephyr-latest/arch/arc/core/ |
D | reset.S | 95 bz.nd done_icache_invalidate 108 bz.nd done_dcache_invalidate
|
/Zephyr-latest/cmake/sca/sparse/ |
D | sparse.template | 8 # argument to be passed to sparse is 2nd argument after `--`.
|
/Zephyr-latest/drivers/interrupt_controller/ |
D | Kconfig.dw | 18 Designware Interrupt Controller can be used as a 2nd level interrupt
|
D | Kconfig.multilevel | 50 where storage for 2nd level interrupt ISRs begins. This is
|
/Zephyr-latest/samples/subsys/smf/smf_calculator/ |
D | README.rst | 14 Fig 2.18 of *Practical UML Statecharts in C/C++* 2nd Edition by Miro Samek. 99 *Practical UML Statecharts in C/C++* 2nd Edition by Miro Samek
|
/Zephyr-latest/samples/drivers/espi/ |
D | README.rst | 48 2nd phase completed
|
/Zephyr-latest/boards/phytec/phyboard_polis/ |
D | phyboard_polis_mimx8mm6_m4.dts | 107 /* UART of the M4 Core (2nd tty on Debug USB connector) */
|
/Zephyr-latest/soc/espressif/common/ |
D | Kconfig | 22 The Simple Boot is a booting method that doesn't need a 2nd stage bootloader.
|
D | Kconfig.esptool | 75 # The 1st and 2nd bootloader doesn't support opi mode,
|
/Zephyr-latest/samples/subsys/smf/hsm_psicc2/ |
D | README.rst | 32 Practical UML Statecharts in C/C++, 2nd Edition, by Miro Samek (PSiCC2). Ebook available from
|
/Zephyr-latest/drivers/serial/ |
D | Kconfig.native_posix | 70 The 2nd UART will not be affected by this option.
|
/Zephyr-latest/boards/waveshare/esp32s3_touch_lcd_1_28/doc/ |
D | index.rst | 112 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/01space/esp32c3_042_oled/doc/ |
D | index.rst | 97 The board can be loaded using a single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/franzininho/esp32s2_franzininho/doc/ |
D | index.rst | 53 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/seeed/xiao_esp32c3/doc/ |
D | index.rst | 77 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/m5stack/stamp_c3/doc/ |
D | index.rst | 59 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/lilygo/ttgo_t7v1_5/doc/ |
D | index.rst | 72 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/hardkernel/odroid_go/doc/ |
D | index.rst | 95 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/lilygo/ttgo_t8s3/doc/ |
D | index.rst | 93 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/lilygo/ttgo_t8c3/doc/ |
D | index.rst | 80 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
/Zephyr-latest/boards/seeed/xiao_esp32c6/doc/ |
D | index.rst | 87 The board could be loaded using the single binary image, without 2nd stage bootloader.
|
123