Home
last modified time | relevance | path

Searched refs:l1_index (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/arch/arm/core/mmu/
Darm_mmu.c160 l2_page_tables_status[arm_mmu_l2_next_free_table].l1_index = in arm_mmu_assign_l2_table()
197 l2_page_tables_status[l2_page_table_index].l1_index = 0; in arm_mmu_release_l2_table()
221 l2_page_tables_status[l2_page_table_index].l1_index); in arm_mmu_inc_l2_table_entries()
243 l2_page_tables_status[l2_page_table_index].l1_index); in arm_mmu_dec_l2_table_entries()
411 uint32_t l1_index = (va >> ARM_MMU_PTE_L1_INDEX_PA_SHIFT) & in arm_mmu_l1_map_section() local
414 __ASSERT(l1_page_table.entries[l1_index].undefined.id == ARM_MMU_PTE_ID_INVALID, in arm_mmu_l1_map_section()
416 l1_page_table.entries[l1_index].undefined.id, in arm_mmu_l1_map_section()
419 l1_page_table.entries[l1_index].l1_section_1m.id = in arm_mmu_l1_map_section()
421 l1_page_table.entries[l1_index].l1_section_1m.bufferable = perms_attrs.bufferable; in arm_mmu_l1_map_section()
422 l1_page_table.entries[l1_index].l1_section_1m.cacheable = perms_attrs.cacheable; in arm_mmu_l1_map_section()
[all …]
Darm_mmu_priv.h166 uint32_t l1_index : 12; member