Home
last modified time | relevance | path

Searched refs:irq_premask (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/boards/native/native_posix/
Dirq_ctrl.c23 static uint64_t irq_premask; /* interrupts before the mask */ variable
51 irq_premask = 0U; in hw_irq_ctrl_init()
142 irq_premask &= ~irq_mask; in hw_irq_ctrl_clear_all_enabled_irqs()
148 irq_premask = 0U; in hw_irq_ctrl_clear_all_irqs()
169 irq_premask &= ~((uint64_t)1<<irq); in hw_irq_ctrl_clear_irq()
184 if (irq_premask & ((uint64_t)1<<irq)) { /* if IRQ is pending */ in hw_irq_ctrl_enable_irq()
193 irq_premask |= ((uint64_t)1<<irq); in hw_irq_ctrl_irq_raise_prefix()
/Zephyr-latest/scripts/native_simulator/native/src/
Dirq_ctrl.c22 static uint64_t irq_premask; /* interrupts before the mask */ variable
50 irq_premask = 0U; in hw_irq_ctrl_init()
143 irq_premask &= ~irq_mask; in hw_irq_ctrl_clear_all_enabled_irqs()
149 irq_premask = 0U; in hw_irq_ctrl_clear_all_irqs()
179 irq_premask &= ~((uint64_t)1<<irq); in hw_irq_ctrl_clear_irq()
194 if (irq_premask & ((uint64_t)1<<irq)) { /* if the interrupt is pending */ in hw_irq_ctrl_enable_irq()
202 irq_premask |= ((uint64_t)1<<irq); in hw_irq_ctrl_irq_raise_prefix()