Home
last modified time | relevance | path

Searched refs:irq0_channels (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/drivers/dma/
Ddma_xilinx_axi_dma.c219 uint32_t *irq0_channels; member
292 ret = irq_is_enabled(cfg->irq0_channels[0]) ? 1 : 0; in dma_xilinx_axi_dma_lock_irq()
293 ret |= (irq_is_enabled(cfg->irq0_channels[1]) ? 1 : 0) << 1; in dma_xilinx_axi_dma_lock_irq()
296 cfg->irq0_channels[0], cfg->irq0_channels[1]); in dma_xilinx_axi_dma_lock_irq()
298 irq_disable(cfg->irq0_channels[0]); in dma_xilinx_axi_dma_lock_irq()
299 irq_disable(cfg->irq0_channels[1]); in dma_xilinx_axi_dma_lock_irq()
311 irq_enable(cfg->irq0_channels[0]); in dma_xilinx_axi_dma_unlock_irq()
315 irq_enable(cfg->irq0_channels[1]); in dma_xilinx_axi_dma_unlock_irq()
324 ret = irq_is_enabled(cfg->irq0_channels[channel_num]); in dma_xilinx_axi_dma_lock_irq()
328 irq_disable(cfg->irq0_channels[channel_num]); in dma_xilinx_axi_dma_lock_irq()
[all …]
Ddma_rpi_pico.c34 uint32_t *irq0_channels; member
101 if (cfg->irq0_channels[i] == channel) { in dma_rpi_pico_channel_irq()
361 DT_INST_PROP_OR(inst, irq0_channels, {0}); \
367 .irq0_channels = dma_rpi_pico##inst##_irq0_channels, \