Home
last modified time | relevance | path

Searched refs:get_status (Results 1 – 25 of 61) sorted by relevance

123

/Zephyr-latest/include/zephyr/drivers/
Dfpga.h40 fpga_api_get_status get_status; member
61 if (api->get_status == NULL) { in fpga_get_status()
68 return api->get_status(dev); in fpga_get_status()
Dclock_control.h107 clock_control_get_status_fn get_status; member
199 if (!api->get_status) { in clock_control_get_status()
203 return api->get_status(dev, sys); in clock_control_get_status()
Ddma.h376 dma_api_get_status get_status; member
685 if (api->get_status) { in dma_get_status()
686 return api->get_status(dev, channel, stat); in dma_get_status()
/Zephyr-latest/drivers/dma/
Ddma_intel_adsp_hda_link_in.c22 .get_status = intel_adsp_hda_dma_status,
Ddma_intel_adsp_hda_link_out.c22 .get_status = intel_adsp_hda_dma_status,
Ddma_intel_adsp_hda_host_in.c18 .get_status = intel_adsp_hda_dma_status,
Ddma_intel_adsp_hda_host_out.c22 .get_status = intel_adsp_hda_dma_status,
Ddmamux_stm32.c72 dma_status_fn get_status; member
239 if (dma_device->get_status(dev_config->mux_channels[id].dev_dma, in dmamux_stm32_get_status()
298 .get_status = dmamux_stm32_get_status,
Ddma_intel_lpss.c136 .get_status = dma_intel_lpss_get_status,
/Zephyr-latest/drivers/clock_control/
Dclock_control_fixed_rate.c55 .get_status = fixed_rate_clk_get_status,
Dclock_control_sam_pmc.c136 .get_status = atmel_sam_clock_control_get_status,
Dclock_control_silabs_series.c119 .get_status = silabs_clock_control_get_status,
Dclock_control_nrf_auxpll.c106 .get_status = clock_control_nrf_auxpll_get_status,
Dclock_control_nrf.c117 static enum clock_control_status get_status(const struct device *dev, in get_status() function
699 .get_status = get_status,
Dclock_control_gd32.c205 .get_status = clock_control_gd32_get_status,
/Zephyr-latest/drivers/ieee802154/
Dieee802154_cc1200.c150 static uint8_t get_status(const struct device *dev) in get_status() function
359 cc1200_print_status(get_status(dev)); in rf_calibrate()
417 (get_status(dev) == CC1200_STATUS_RX_FIFO_ERROR)) { in read_rxfifo_content()
462 if (get_status(dev) == CC1200_STATUS_RX_FIFO_ERROR) { in cc1200_rx()
657 cc1200_print_status(get_status(dev)); in cc1200_tx()
690 cc1200_print_status(get_status(dev)); in cc1200_start()
/Zephyr-latest/drivers/fpga/
Dfpga_eos_s3.c146 .get_status = eos_s3_fpga_get_status,
Dfpga_shell.c141 SHELL_CMD_ARG(get_status, NULL, "<device>", cmd_get_status, 2, 0),
Dfpga_slg471x5.c152 .get_status = fpga_slg471x5_get_status,
Dfpga_zynqmp.c321 .get_status = zynqmp_fpga_get_status,
Dfpga_ice40_spi.c170 .get_status = fpga_ice40_get_status,
/Zephyr-latest/samples/drivers/clock_control_litex/
DREADME.rst127 CLKOUT0: get_status: rate:15000000 phase:90 duty:25
129 CLKOUT1: get_status: rate:15000000 phase:0 duty:75
/Zephyr-latest/subsys/ipc/ipc_service/lib/
Dipc_static_vrings.c66 .get_status = ipc_virtio_get_status,
/Zephyr-latest/subsys/ipc/rpmsg_service/
Drpmsg_backend.c136 .get_status = ipc_virtio_get_status,
/Zephyr-latest/samples/subsys/ipc/openamp/remote/src/
Dmain.c71 .get_status = ipc_virtio_get_status,

123