Searched refs:gclk_core_id (Results 1 – 4 of 4) sorted by relevance
| /Zephyr-latest/drivers/can/ |
| D | can_sam0.c | 29 uint16_t gclk_core_id; member
126 GCLK->PCHCTRL[cfg->gclk_core_id].reg = GCLK_PCHCTRL_GEN_GCLK7 in can_sam0_clock_enable()
216 .gclk_core_id = DT_INST_CLOCKS_CELL_BY_NAME(inst, gclk, periph_ch), \
|
| /Zephyr-latest/drivers/i2c/ |
| D | i2c_sam0.c | 40 uint16_t gclk_core_id; member
716 GCLK->PCHCTRL[cfg->gclk_core_id].reg = GCLK_PCHCTRL_GEN_GCLK0 | in i2c_sam0_initialize()
827 .gclk_core_id = DT_INST_CLOCKS_CELL_BY_NAME(n, gclk, periph_ch),\
|
| /Zephyr-latest/drivers/spi/ |
| D | spi_sam0.c | 33 uint16_t gclk_core_id; member
650 GCLK->PCHCTRL[cfg->gclk_core_id].reg = GCLK_PCHCTRL_GEN_GCLK0 | in spi_sam0_init()
726 .gclk_core_id = DT_INST_CLOCKS_CELL_BY_NAME(n, gclk, periph_ch),\
|
| /Zephyr-latest/drivers/serial/ |
| D | uart_sam0.c | 41 uint16_t gclk_core_id; member
515 GCLK->PCHCTRL[cfg->gclk_core_id].reg = GCLK_PCHCTRL_GEN_GCLK0 | in uart_sam0_init()
1282 .gclk_core_id = DT_INST_CLOCKS_CELL_BY_NAME(n, gclk, periph_ch),\
|
