Home
last modified time | relevance | path

Searched refs:fsp_config_extend (Results 1 – 6 of 6) sorted by relevance

/Zephyr-latest/drivers/serial/
Duart_renesas_rz_sci.c111 sci_uart_extended_cfg_t *fsp_config_extend = (sci_uart_extended_cfg_t *)fsp_cfg->p_extend; in uart_rz_sci_apply_config() local
120 fsp_err = R_SCI_UART_BaudCalculate(&baud_target, fsp_config_extend->clock_source, in uart_rz_sci_apply_config()
126 memcpy(fsp_config_extend->p_baud_setting, &baud_setting, sizeof(sci_baud_setting_t)); in uart_rz_sci_apply_config()
169 fsp_config_extend->flow_control = 0; in uart_rz_sci_apply_config()
170 fsp_config_extend->rs485_setting.enable = SCI_UART_RS485_DISABLE; in uart_rz_sci_apply_config()
173 fsp_config_extend->flow_control = SCI_UART_FLOW_CONTROL_HARDWARE_CTSRTS; in uart_rz_sci_apply_config()
174 fsp_config_extend->rs485_setting.enable = SCI_UART_RS485_DISABLE; in uart_rz_sci_apply_config()
Duart_renesas_ra8_sci_b.c38 struct st_sci_b_uart_extended_cfg fsp_config_extend; member
131 struct st_sci_b_uart_extended_cfg *fsp_config_extend, in uart_ra_sci_b_apply_config() argument
190 fsp_config_extend->clock = SCI_B_UART_CLOCK_INT; in uart_ra_sci_b_apply_config()
191 fsp_config_extend->rx_edge_start = SCI_B_UART_START_BIT_FALLING_EDGE; in uart_ra_sci_b_apply_config()
192 fsp_config_extend->noise_cancel = SCI_B_UART_NOISE_CANCELLATION_DISABLE; in uart_ra_sci_b_apply_config()
193 fsp_config_extend->flow_control_pin = UINT16_MAX; in uart_ra_sci_b_apply_config()
195 fsp_config_extend->rx_fifo_trigger = 0x8; in uart_ra_sci_b_apply_config()
200 fsp_config_extend->flow_control = 0; in uart_ra_sci_b_apply_config()
201 fsp_config_extend->rs485_setting.enable = false; in uart_ra_sci_b_apply_config()
204 fsp_config_extend->flow_control = SCI_B_UART_FLOW_CONTROL_HARDWARE_CTSRTS; in uart_ra_sci_b_apply_config()
[all …]
Duart_renesas_ra_sci.c44 struct st_sci_uart_extended_cfg fsp_config_extend; member
175 struct st_sci_uart_extended_cfg *fsp_config_extend, in uart_ra_sci_apply_config() argument
238 fsp_config_extend->rx_fifo_trigger = 0x8; in uart_ra_sci_apply_config()
243 fsp_config_extend->flow_control = 0; in uart_ra_sci_apply_config()
244 fsp_config_extend->rs485_setting.enable = false; in uart_ra_sci_apply_config()
247 fsp_config_extend->flow_control = SCI_UART_FLOW_CONTROL_HARDWARE_CTSRTS; in uart_ra_sci_apply_config()
248 fsp_config_extend->rs485_setting.enable = false; in uart_ra_sci_apply_config()
270 err = uart_ra_sci_apply_config(config, &data->fsp_config, &data->fsp_config_extend, in uart_ra_sci_configure()
955 &data->fsp_config_extend, &data->fsp_baud_setting); in uart_ra_sci_init()
960 data->fsp_config_extend.p_baud_setting = &data->fsp_baud_setting; in uart_ra_sci_init()
[all …]
Duart_renesas_rz_scif.c112 const scif_uart_extended_cfg_t *fsp_config_extend = fsp_cfg->p_extend; in uart_rz_scif_apply_config() local
122 memcpy(fsp_config_extend->p_baud_setting, &baud_setting, sizeof(scif_baud_setting_t)); in uart_rz_scif_apply_config()
160 memcpy(&config_extend, fsp_config_extend->p_baud_setting, sizeof(scif_baud_setting_t)); in uart_rz_scif_apply_config()
177 memcpy(fsp_config_extend->p_baud_setting, &config_extend, sizeof(scif_baud_setting_t)); in uart_rz_scif_apply_config()
/Zephyr-latest/drivers/spi/
Dspi_b_renesas_ra8.c40 struct st_spi_b_extended_cfg fsp_config_extend; member
129 data->fsp_config_extend.clock_source, in ra_spi_b_configure()
130 &data->fsp_config_extend.spck_div); in ra_spi_b_configure()
134 data->fsp_config_extend.spi_comm = SPI_B_COMMUNICATION_FULL_DUPLEX; in ra_spi_b_configure()
136 data->fsp_config_extend.spi_clksyn = SPI_B_SSL_MODE_CLK_SYN; in ra_spi_b_configure()
138 data->fsp_config_extend.spi_clksyn = SPI_B_SSL_MODE_SPI; in ra_spi_b_configure()
139 data->fsp_config_extend.ssl_select = SPI_B_SSL_SELECT_SSL0; in ra_spi_b_configure()
142 data->fsp_config.p_extend = &data->fsp_config_extend; in ra_spi_b_configure()
430 data->fsp_config_extend.clock_source = ra_spi_b_clock_name(config->clock_dev); in spi_b_ra_init()
Dspi_renesas_ra.c36 struct st_spi_extended_cfg fsp_config_extend; member
129 data->fsp_config_extend.ssl_polarity = SPI_SSLP_HIGH; in ra_spi_configure()
131 data->fsp_config_extend.ssl_polarity = SPI_SSLP_LOW; in ra_spi_configure()
137 &data->fsp_config_extend.spck_div); in ra_spi_configure()
144 data->fsp_config_extend.spi_comm = SPI_COMMUNICATION_FULL_DUPLEX; in ra_spi_configure()
146 data->fsp_config_extend.spi_clksyn = SPI_SSL_MODE_CLK_SYN; in ra_spi_configure()
148 data->fsp_config_extend.spi_clksyn = SPI_SSL_MODE_SPI; in ra_spi_configure()
149 data->fsp_config_extend.ssl_select = SPI_SSL_SELECT_SSL0; in ra_spi_configure()
152 data->fsp_config.p_extend = &data->fsp_config_extend; in ra_spi_configure()