Home
last modified time | relevance | path

Searched refs:div_m (Results 1 – 4 of 4) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_control_si32_pll.c60 const uint32_t div_m = 100; in clock_control_si32_pll_on() local
61 const uint32_t div_n = (data->freq / source_clock_freq) * (div_m + 1) - 1; in clock_control_si32_pll_on()
70 SI32_PLL_A_set_denominator(config->pll, div_m); in clock_control_si32_pll_on()
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h167 #define STM32_PLL_M_DIVISOR DT_PROP(DT_NODELABEL(pll), div_m)
191 #define STM32_PLLI2S_M_DIVISOR DT_PROP(DT_NODELABEL(plli2s), div_m)
203 #define STM32_PLL2_M_DIVISOR DT_PROP(DT_NODELABEL(pll2), div_m)
223 #define STM32_PLL3_M_DIVISOR DT_PROP(DT_NODELABEL(pll3), div_m)
263 #define STM32_PLL1_M_DIVISOR DT_PROP(DT_NODELABEL(pll1), div_m)
271 #define STM32_PLL2_M_DIVISOR DT_PROP(DT_NODELABEL(pll2), div_m)
279 #define STM32_PLL3_M_DIVISOR DT_PROP(DT_NODELABEL(pll3), div_m)
287 #define STM32_PLL4_M_DIVISOR DT_PROP(DT_NODELABEL(pll4), div_m)
/Zephyr-latest/drivers/dai/intel/ssp/
Ddai-params-intel-ipc4.h80 uint32_t div_m; member
Dssp.c1953 LOG_INF("mn div_m %u, div_n %u", mn->div_m, mn->div_n); in dai_ssp_parse_tlv()