Home
last modified time | relevance | path

Searched refs:core_id (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/tests/kernel/spinlock/src/
Dspinlock_fairness.c27 static inline struct k_thread *get_thread(uint8_t core_id) in get_thread() argument
29 return &tthread[core_id]; in get_thread()
41 int core_id = (uintptr_t)arg1; in test_thread() local
63 spinlock_grabbed[core_id]++; in test_thread()
86 for (uintptr_t core_id = 0; core_id < CORES_NUM; core_id++) { in test_init() local
87 struct k_thread *thread = get_thread(core_id); in test_init()
89 k_thread_create(thread, tstack[core_id], STACK_SIZE, in test_init()
91 (void *)core_id, NULL, NULL, in test_init()
101 k_thread_cpu_pin(thread, core_id); in test_init()
129 for (uint8_t core_id = 0; core_id < CORES_NUM; core_id++) { in ZTEST() local
[all …]
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dpower.c139 static ALWAYS_INLINE void _save_core_context(uint32_t core_id) in _save_core_context() argument
141 core_desc[core_id].ps = XTENSA_RSR("PS"); in _save_core_context()
142 core_desc[core_id].vecbase = XTENSA_RSR("VECBASE"); in _save_core_context()
143 core_desc[core_id].excsave2 = XTENSA_RSR("EXCSAVE2"); in _save_core_context()
144 core_desc[core_id].excsave3 = XTENSA_RSR("EXCSAVE3"); in _save_core_context()
145 core_desc[core_id].thread_ptr = XTENSA_RUR("THREADPTR"); in _save_core_context()
147 core_desc[core_id].misc[0] = XTENSA_RSR("MISC0"); in _save_core_context()
148 core_desc[core_id].misc[1] = XTENSA_RSR("MISC1"); in _save_core_context()
150 __asm__ volatile("mov %0, a0" : "=r"(core_desc[core_id].a0)); in _save_core_context()
151 __asm__ volatile("mov %0, a1" : "=r"(core_desc[core_id].a1)); in _save_core_context()
[all …]
/Zephyr-latest/soc/intel/intel_adsp/cavs/
Dpower.c85 uint32_t core_id = arch_proc_id(); in _save_core_context() local
87 core_desc[core_id].ps = XTENSA_RSR("PS"); in _save_core_context()
88 core_desc[core_id].excsave2 = XTENSA_RSR(ZSR_CPU_STR); in _save_core_context()
89 __asm__ volatile("mov %0, a0" : "=r"(core_desc[core_id].a0)); in _save_core_context()
90 __asm__ volatile("mov %0, a1" : "=r"(core_desc[core_id].a1)); in _save_core_context()
91 sys_cache_data_flush_range(&core_desc[core_id], sizeof(struct core_state)); in _save_core_context()
96 uint32_t core_id = arch_proc_id(); in _restore_core_context() local
98 XTENSA_WSR("PS", core_desc[core_id].ps); in _restore_core_context()
99 XTENSA_WSR(ZSR_CPU_STR, core_desc[core_id].excsave2); in _restore_core_context()
100 __asm__ volatile("mov a0, %0" :: "r"(core_desc[core_id].a0)); in _restore_core_context()
[all …]
/Zephyr-latest/soc/espressif/esp32/
Dsoc_appcpu.c45 uint32_t core_id = esp_cpu_get_core_id(); in core_intr_matrix_clear() local
48 intr_matrix_set(core_id, i, ETS_INVALID_INUM); in core_intr_matrix_clear()
Desp32-mp.c223 const int core_id = esp_core_id(); in esp_crosscore_isr() local
225 if (core_id == 0) { in esp_crosscore_isr()
285 const int core_id = esp_core_id(); in arch_sched_directed_ipi() local
289 if (core_id == 0) { in arch_sched_directed_ipi()
/Zephyr-latest/soc/espressif/esp32s3/
Dsoc_appcpu.c45 uint32_t core_id = esp_cpu_get_core_id(); in core_intr_matrix_clear() local
48 intr_matrix_set(core_id, i, ETS_INVALID_INUM); in core_intr_matrix_clear()
/Zephyr-latest/include/zephyr/arch/arc/v2/
Darc_connect.h191 extern void z_arc_connect_ici_generate(uint32_t core_id);
192 extern void z_arc_connect_ici_ack(uint32_t core_id);
193 extern uint32_t z_arc_connect_ici_read_status(uint32_t core_id);
/Zephyr-latest/drivers/ipm/
Dipm_esp32.c57 uint32_t core_id = dev_data->this_core_id; in esp32_ipm_isr() local
60 if (core_id == 0) { in esp32_ipm_isr()
84 if (core_id != 0) { in esp32_ipm_isr()
90 dev_data->control->dest_cpu_msg_id[core_id], in esp32_ipm_isr()
/Zephyr-latest/drivers/gpio/
Dgpio_esp32.c445 uint32_t const core_id = CPU_ID(); in gpio_esp32_get_pending_int() local
448 gpio_ll_get_intr_status(cfg->gpio_base, core_id, &irq_status); in gpio_esp32_get_pending_int()
450 gpio_ll_get_intr_status_high(cfg->gpio_base, core_id, &irq_status); in gpio_esp32_get_pending_int()
461 uint32_t const core_id = CPU_ID(); in gpio_esp32_fire_callbacks() local
464 gpio_ll_get_intr_status(cfg->gpio_base, core_id, &irq_status); in gpio_esp32_fire_callbacks()
467 gpio_ll_get_intr_status_high(cfg->gpio_base, core_id, &irq_status); in gpio_esp32_fire_callbacks()
/Zephyr-latest/drivers/mbox/
Dmbox_esp32.c59 uint32_t core_id = dev_data->this_core_id; in esp32_mbox_isr() local
62 if (core_id == 0) { in esp32_mbox_isr()
/Zephyr-latest/boards/nxp/s32z2xxdc2/doc/
Dindex.rst292 west debug --core-name='R52_<rtu_id>_<core_id>_LS'
298 west debug --core-name='R52_<rtu_id>_<core_id>'
303 - ``<core_id>`` is the zero-based core index relative to the RTU on which to
327 west debug --startup-args elfFile=<elf_path> rtu=<rtu_id> core=<core_id> lockstep=<yes/no>
/Zephyr-latest/kernel/include/
Dksched.h335 void z_sched_cpu_usage(uint8_t core_id, struct k_thread_runtime_stats *stats);