Searched refs:clk_index (Results 1 – 2 of 2) sorted by relevance
| /Zephyr-latest/include/zephyr/drivers/clock_control/ |
| D | stm32_clock_control.h | 444 #define STM32_CLOCK_INFO(clk_index, node_id) \ argument
446 .enr = DT_CLOCKS_CELL_BY_IDX(node_id, clk_index, bits), \
447 .bus = DT_CLOCKS_CELL_BY_IDX(node_id, clk_index, bus) & \
449 .div = DT_CLOCKS_CELL_BY_IDX(node_id, clk_index, bus) >> \
|
| /Zephyr-latest/drivers/dai/intel/ssp/ |
| D | ssp.c | 219 int clk_index = -1; in dai_ssp_setup_initial_mclk_source() local
234 clk_index = i; in dai_ssp_setup_initial_mclk_source()
239 if (clk_index < 0) { in dai_ssp_setup_initial_mclk_source()
245 mp->mclk_source_clock = clk_index; in dai_ssp_setup_initial_mclk_source()
256 mdivc |= MCDSS(fs[clk_index]); in dai_ssp_setup_initial_mclk_source()
578 int clk_index = dai_ssp_find_bclk_source(dp, bclk, scr_div, m, n); in dai_ssp_setup_initial_bclk_mn_source() local
580 if (clk_index < 0) { in dai_ssp_setup_initial_bclk_mn_source()
585 mp->bclk_source_mn_clock = clk_index; in dai_ssp_setup_initial_bclk_mn_source()
593 mdivc |= MNDSS(fs[clk_index]); in dai_ssp_setup_initial_bclk_mn_source()
609 int clk_index = dai_ssp_find_clk_ssp_index(dp, DAI_INTEL_SSP_CLOCK_XTAL_OSCILLATOR); in dai_ssp_reset_bclk_mn_source() local
[all …]
|
