Searched refs:bus_clock (Results 1 – 6 of 6) sorted by relevance
| /Zephyr-latest/drivers/clock_control/ |
| D | clock_control_silabs_series.c | 33 status = sl_clock_manager_enable_bus_clock(&cfg->bus_clock); in silabs_clock_control_on()
46 status = sl_clock_manager_disable_bus_clock(&cfg->bus_clock); in silabs_clock_control_off()
75 if (cfg->bus_clock == 0xFFFFFFFFUL) { in silabs_clock_control_get_status()
79 switch (FIELD_GET(CLOCK_REG_MASK, cfg->bus_clock)) { in silabs_clock_control_get_status()
96 __ASSERT(false, "Invalid bus clock: %x\n", cfg->bus_clock); in silabs_clock_control_get_status()
100 if (clock_status & BIT(FIELD_GET(CLOCK_BIT_MASK, cfg->bus_clock))) { in silabs_clock_control_get_status()
|
| /Zephyr-latest/include/zephyr/drivers/clock_control/ |
| D | clock_control_silabs.h | 25 uint32_t bus_clock; member
31 .bus_clock = DT_CLOCKS_CELL(node_id, enable), \
37 .bus_clock = DT_INST_CLOCKS_CELL(inst, enable), \
|
| /Zephyr-latest/tests/drivers/clock_control/clock_control_api/src/ |
| D | silabs_device_subsys.h | 11 .bus_clock = CLOCK_I2C0,
16 .bus_clock = CLOCK_WDOG0,
|
| /Zephyr-latest/subsys/sd/ |
| D | sdio.c | 477 uint32_t bus_clock; in sdio_set_bus_speed() local
483 bus_clock = MIN(card->host_props.f_max, card->switch_caps.uhs_max_dtr); in sdio_set_bus_speed()
488 bus_clock = MIN(card->host_props.f_max, card->switch_caps.uhs_max_dtr); in sdio_set_bus_speed()
493 bus_clock = MIN(card->host_props.f_max, card->switch_caps.uhs_max_dtr); in sdio_set_bus_speed()
498 bus_clock = MIN(card->host_props.f_max, card->switch_caps.hs_max_dtr); in sdio_set_bus_speed()
503 bus_clock = MIN(card->host_props.f_max, MHZ(25)); in sdio_set_bus_speed()
534 card->bus_io.clock = bus_clock; in sdio_set_bus_speed()
|
| /Zephyr-latest/drivers/sdhc/ |
| D | sdhc_renesas_ra.c | 58 uint32_t bus_clock; member
488 if (priv->bus_clock != (uint32_t)ios->clock) { in sdhc_ra_set_io()
494 priv->bus_clock = ios->clock; in sdhc_ra_set_io()
578 priv->bus_clock = SDMMC_CLOCK_400KHZ; in sdhc_ra_init()
|
| D | sdhc_esp32.c | 81 uint32_t bus_clock; /* Value in Hz. ESP-IDF functions use kHz instead */ member
978 if (data->bus_clock != (uint32_t)ios->clock) { in sdhc_esp32_set_io()
989 data->bus_clock = (uint32_t)ios->clock; in sdhc_esp32_set_io()
1381 ret = sdmmc_host_set_card_clk(sdio_hw, cfg->slot, data->bus_clock / 1000); in sdhc_esp32_init()
1455 .bus_clock = (SDMMC_FREQ_PROBING * 1000), \
|
