Home
last modified time | relevance | path

Searched refs:_reg (Results 1 – 9 of 9) sorted by relevance

/Zephyr-latest/drivers/ethernet/
Deth_e1000_priv.h106 #define iow32(_dev, _reg, _val) do { \ argument
107 LOG_DBG("iow32 %s 0x%08x", e1000_reg_to_string(_reg), (_val)); \
108 sys_write32(_val, (_dev)->address + (_reg)); \
111 #define ior32(_dev, _reg) \ argument
113 uint32_t val = sys_read32((_dev)->address + (_reg)); \
114 LOG_DBG("ior32 %s 0x%08x", e1000_reg_to_string(_reg), val); \
/Zephyr-latest/drivers/sensor/st/lis2dw12/
Dlis2dw12.h36 #define LIS2DW12_REG_TO_ODR(_reg) \ argument
37 ((_reg == 0) ? 0 : \
38 (_reg == 1) ? 1 : \
39 (_reg == 2) ? 12 : \
40 (_reg > 9) ? 1600 : \
41 (1 << (_reg - 3)) * 25)
/Zephyr-latest/drivers/clock_control/
Dclock_control_agilex5_ll.h30 #define CLKCTRL(x) (CLKCTRL_BASE_ADDR + CLKCTRL_##_reg)
57 #define CLKCTRL_MAINPLL(_reg) (CLKCTRL_MAINPLL_BASE_ADDR + CLKCTRL_MAINPLL_##_reg) argument
84 #define CLKCTRL_PERPLL(_reg) (CLKCTRL_PERPLL_BASE_ADDR + CLKCTRL_PERPLL_##_reg) argument
106 #define CLKCTRL_CTLGRP(_reg) (CLKCTRL_CTLGRP_BASE_ADDR + CLKCTRL_CTLGRP_##_reg) argument
/Zephyr-latest/drivers/flash/
Dflash_cadence_nand_ll.h40 #define CNF_CTRLPARAM(_base, _reg) (_base + (CNF_CTRLPARAM_##_reg)) argument
43 #define CNF_CMDREG(_base, _reg) (_base + (CNF_CMDREG_##_reg)) argument
79 #define CNF_CTRLCFG(_base, _reg) (_base + (CNF_CTRLCFG_##_reg)) argument
90 #define CNF_DI(_base, _reg) (_base + (CNF_DI_##_reg)) argument
124 #define CNF_MINICTRL(_base, _reg) (_base + (CNF_MINICTRL_##_reg)) argument
/Zephyr-latest/soc/intel/intel_socfpga/common/
Dsocfpga_system_manager.h50 #define SOCFPGA_SYSMGR(_reg) (SOCFPGA_SYSMGR_REG_BASE \ argument
51 + (SOCFPGA_SYSMGR_##_reg))
/Zephyr-latest/soc/nordic/nrf54h/bicr/
Dbicrgen.py52 self._reg = cluster.find(f".//register[name='{reg_name}']")
53 self._offset += int(self._reg.find("addressOffset").text, 0)
54 self._size = int(self._reg.find("size").text, 0) // 8
67 field = self._reg.find(f".//fields/field[name='{name}']")
76 return self._reg.findall(
/Zephyr-latest/drivers/rtc/
Drtc_nxp_irtc.c34 #define RTC_NXP_GET_REG_FIELD(_reg, _name, _field) \ argument
35 ((_reg->_name & RTC_##_name##_##_field##_MASK) >> \
/Zephyr-latest/drivers/sdhc/
Dsdhc_cdns_ll.h252 #define SDMMC_CDN(_reg) (SDMMC_CDN_REG_BASE + \ argument
253 (SDMMC_CDN_##_reg))
/Zephyr-latest/doc/build/dts/
Dapi-usage.rst219 .. _reg-properties: