Home
last modified time | relevance | path

Searched refs:XTENSA_MPU_ACCESS_P_RW_U_NA (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/include/zephyr/arch/xtensa/
Dmpu.h50 #define XTENSA_MPU_ACCESS_P_RW_U_NA (6) macro
228 case XTENSA_MPU_ACCESS_P_RW_U_NA: in xtensa_mem_partition_is_writable()
256 ((k_mem_partition_attr_t) {XTENSA_MPU_ACCESS_P_RW_U_NA})
/Zephyr-latest/arch/xtensa/core/
Dmpu.c109 .access_rights = XTENSA_MPU_ACCESS_P_RW_U_NA,
117 .access_rights = XTENSA_MPU_ACCESS_P_RW_U_NA,
806 case XTENSA_MPU_ACCESS_P_RW_U_NA: in arch_mem_domain_partition_remove()
819 perm = XTENSA_MPU_ACCESS_P_RW_U_NA; in arch_mem_domain_partition_remove()
950 XTENSA_MPU_ACCESS_P_RW_U_NA, in arch_mem_domain_thread_add()
1000 XTENSA_MPU_ACCESS_P_RW_U_NA, in arch_mem_domain_thread_remove()
1111 case XTENSA_MPU_ACCESS_P_RW_U_NA: in xtensa_mem_kernel_has_access()
1139 case XTENSA_MPU_ACCESS_P_RW_U_NA: in xtensa_mem_kernel_has_access()