Home
last modified time | relevance | path

Searched refs:STM32_SRC_PLLI2S_Q (Results 1 – 3 of 3) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32f4_clock.h38 #define STM32_SRC_PLLI2S_Q (STM32_SRC_PLL_R + 1) macro
39 #define STM32_SRC_PLLI2S_R (STM32_SRC_PLLI2S_Q + 1)
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/
Df4_sdmmc48_pll.overlay11 clocks = <&rcc STM32_SRC_PLLI2S_Q CK48M_SEL(1)>;
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_common.c217 #if defined(STM32_SRC_PLLI2S_Q) in enabled_clock()
218 case STM32_SRC_PLLI2S_Q: in enabled_clock()
435 #if defined(STM32_SRC_PLLI2S_Q) & STM32_PLLI2S_ENABLED in stm32_clock_control_get_subsys_rate()
436 case STM32_SRC_PLLI2S_Q: in stm32_clock_control_get_subsys_rate()