Home
last modified time | relevance | path

Searched refs:SOC_ATMEL_SAM_MCK_FREQ_HZ (Results 1 – 20 of 20) sorted by relevance

/Zephyr-latest/drivers/counter/
Dcounter_sam_tc.c79 SOC_ATMEL_SAM_MCK_FREQ_HZ / 8,
80 SOC_ATMEL_SAM_MCK_FREQ_HZ / 32,
81 SOC_ATMEL_SAM_MCK_FREQ_HZ / 128,
85 SOC_ATMEL_SAM_MCK_FREQ_HZ / 2,
86 SOC_ATMEL_SAM_MCK_FREQ_HZ / 8,
87 SOC_ATMEL_SAM_MCK_FREQ_HZ / 32,
88 SOC_ATMEL_SAM_MCK_FREQ_HZ / 128,
90 SOC_ATMEL_SAM_MCK_FREQ_HZ / 2,
91 SOC_ATMEL_SAM_MCK_FREQ_HZ / 8,
92 SOC_ATMEL_SAM_MCK_FREQ_HZ / 32,
[all …]
/Zephyr-latest/soc/atmel/sam/sam4e/
Dsoc.h47 #define SOC_ATMEL_SAM_MCK_FREQ_HZ SOC_ATMEL_SAM_HCLK_FREQ_HZ macro
/Zephyr-latest/soc/atmel/sam/sam3x/
Dsoc.h48 #define SOC_ATMEL_SAM_MCK_FREQ_HZ SOC_ATMEL_SAM_HCLK_FREQ_HZ macro
/Zephyr-latest/soc/atmel/sam/sam4s/
Dsoc.h61 #define SOC_ATMEL_SAM_MCK_FREQ_HZ SOC_ATMEL_SAM_HCLK_FREQ_HZ macro
/Zephyr-latest/soc/atmel/sam/samx7x/
Dsoc.h110 #define SOC_ATMEL_SAM_MCK_FREQ_HZ \ macro
/Zephyr-latest/drivers/clock_control/
Dclock_control_sam_pmc.c90 *rate = SOC_ATMEL_SAM_MCK_FREQ_HZ; in atmel_sam_clock_control_get_rate()
/Zephyr-latest/soc/atmel/sam/sam4l/
Dsoc.h67 #define SOC_ATMEL_SAM_MCK_FREQ_HZ SOC_ATMEL_SAM_HCLK_FREQ_HZ macro
/Zephyr-latest/drivers/watchdog/
Dwdt_sam4l.c65 delay = DIV_ROUND_UP(SOC_ATMEL_SAM_MCK_FREQ_HZ * 2, SOC_ATMEL_SAM_RC32K_NOMINAL_HZ); in wdt_sam4l_set_ctrl()
67 delay = DIV_ROUND_UP(SOC_ATMEL_SAM_MCK_FREQ_HZ * 2, SOC_ATMEL_SAM_RCSYS_NOMINAL_HZ); in wdt_sam4l_set_ctrl()
/Zephyr-latest/drivers/pwm/
Dpwm_sam.c47 *cycles = SOC_ATMEL_SAM_MCK_FREQ_HZ / in sam_pwm_get_cycles_per_sec()
/Zephyr-latest/drivers/serial/
Duart_sam.c111 __ASSERT(SOC_ATMEL_SAM_MCK_FREQ_HZ/16U >= baudrate, in uart_sam_baudrate_set()
114 divisor = SOC_ATMEL_SAM_MCK_FREQ_HZ / 16U / baudrate; in uart_sam_baudrate_set()
Dusart_sam.c110 __ASSERT(SOC_ATMEL_SAM_MCK_FREQ_HZ/16U >= baudrate, in usart_sam_baudrate_set()
113 divisor = SOC_ATMEL_SAM_MCK_FREQ_HZ / 16U / baudrate; in usart_sam_baudrate_set()
/Zephyr-latest/drivers/i2c/
Di2c_sam_twihs.c82 cl_div = ((SOC_ATMEL_SAM_MCK_FREQ_HZ / (speed * 2U)) - 3) in i2c_clk_set()
Di2c_sam_twi.c83 cl_div = ((SOC_ATMEL_SAM_MCK_FREQ_HZ / (speed * 2U)) - 4) in i2c_clk_set()
Di2c_sam_twihs_rtio.c70 cl_div = ((SOC_ATMEL_SAM_MCK_FREQ_HZ / (speed * 2U)) - 3) in i2c_clk_set()
Di2c_sam4l_twim.c111 uint32_t per_clk = SOC_ATMEL_SAM_MCK_FREQ_HZ; in i2c_clk_set()
/Zephyr-latest/drivers/adc/
Dadc_sam_afec.c37 #define CONF_ADC_PRESCALER ((SOC_ATMEL_SAM_MCK_FREQ_HZ / 15000000) - 1)
/Zephyr-latest/drivers/sdhc/
Dsam_hsmci.c34 #define _HSMCI_MAX_FREQ (SOC_ATMEL_SAM_MCK_FREQ_HZ >> 1)
/Zephyr-latest/drivers/spi/
Dspi_sam.c149 div = SOC_ATMEL_SAM_MCK_FREQ_HZ / config->frequency; in spi_sam_configure()
/Zephyr-latest/drivers/i2s/
Di2s_sam_ssc.c516 uint32_t clk_div = SOC_ATMEL_SAM_MCK_FREQ_HZ / bit_clk_freq / 2U; in bit_clock_set()
/Zephyr-latest/drivers/ethernet/
Deth_sam_gmac.c103 #define MCK_FREQ_HZ SOC_ATMEL_SAM_MCK_FREQ_HZ