Home
last modified time | relevance | path

Searched refs:SIUL2_MSCR_PUS_MASK (Results 1 – 3 of 3) sorted by relevance

/Zephyr-latest/soc/nxp/s32/s32k3/
Dpinctrl_soc.h24 #define SIUL2_MSCR_PUS_MASK BIT(11) macro
25 #define SIUL2_MSCR_PUS(v) FIELD_PREP(SIUL2_MSCR_PUS_MASK, (v))
/Zephyr-latest/soc/nxp/s32/s32ze/
Dpinctrl_soc.h26 #define SIUL2_MSCR_PUS_MASK BIT(12) macro
27 #define SIUL2_MSCR_PUS(v) FIELD_PREP(SIUL2_MSCR_PUS_MASK, (v))
/Zephyr-latest/drivers/gpio/
Dgpio_nxp_s32.c106 SIUL2_MSCR_PUE_MASK | SIUL2_MSCR_PUS_MASK); in nxp_s32_gpio_configure()
415 if ((mscr_val & SIUL2_MSCR_PUS_MASK) != 0) { in nxp_s32_gpio_pin_get_config()