Home
last modified time | relevance | path

Searched refs:MII_BMCR_RESET (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/include/zephyr/net/
Dmii.h56 #define MII_BMCR_RESET (1 << 15) macro
/Zephyr-latest/drivers/ethernet/
Dphy_gecko.c116 retval = phy_write(phy, MII_BMCR, MII_BMCR_RESET); in phy_soft_reset()
136 } while (phy_reg & MII_BMCR_RESET); in phy_soft_reset()
/Zephyr-latest/drivers/ethernet/phy/
Dphy_mii.c100 if (phy_mii_reg_write(dev, MII_BMCR, MII_BMCR_RESET) < 0) { in reset()
118 } while (value & MII_BMCR_RESET); in reset()
Dphy_realtek_rtl8211f.c145 ret = phy_rt_rtl8211f_write(dev, MII_BMCR, MII_BMCR_RESET); in phy_rt_rtl8211f_reset()
161 } while (reg_val & MII_BMCR_RESET); in phy_rt_rtl8211f_reset()
Dphy_qualcomm_ar8031.c384 ret = qc_ar8031_write(dev, MII_BMCR, MII_BMCR_RESET); in qc_ar8031_init()
Dphy_microchip_ksz8081.c308 ret = phy_mc_ksz8081_write(dev, MII_BMCR, MII_BMCR_RESET); in phy_mc_ksz8081_reset()
Dphy_ti_dp83825.c345 ret = phy_ti_dp83825_write(dev, MII_BMCR, MII_BMCR_RESET); in phy_ti_dp83825_reset()
Dphy_adin2111.c367 ret = phy_adin2111_c22_write(dev, MII_BMCR, MII_BMCR_RESET); in phy_adin2111_reset()