Home
last modified time | relevance | path

Searched refs:MII_ANAR (Results 1 – 7 of 7) sorted by relevance

/Zephyr-latest/include/zephyr/net/
Dmii.h34 #define MII_ANAR 0x4 macro
/Zephyr-latest/drivers/ethernet/phy/
Dphy_mii.c182 if (phy_mii_reg_read(dev, MII_ANAR, &anar_reg) < 0) { in update_link_state()
322 if (phy_mii_reg_read(dev, MII_ANAR, &anar_reg) < 0) { in phy_mii_cfg_link()
380 if (phy_mii_reg_write(dev, MII_ANAR, anar_reg) < 0) { in phy_mii_cfg_link()
Dphy_microchip_ksz8081.c175 ret = phy_mc_ksz8081_read(dev, MII_ANAR, &anar); in phy_mc_ksz8081_get_link()
350 ret = phy_mc_ksz8081_read(dev, MII_ANAR, &anar); in phy_mc_ksz8081_cfg_link()
379 ret = phy_mc_ksz8081_write(dev, MII_ANAR, anar); in phy_mc_ksz8081_cfg_link()
Dphy_ti_dp83825.c195 ret = phy_ti_dp83825_read(dev, MII_ANAR, &anar); in phy_ti_dp83825_get_link()
397 ret = phy_ti_dp83825_read(dev, MII_ANAR, &anar); in phy_ti_dp83825_cfg_link()
429 ret = phy_ti_dp83825_write(dev, MII_ANAR, anar); in phy_ti_dp83825_cfg_link()
Dphy_qualcomm_ar8031.c262 if (qc_ar8031_read(dev, MII_ANAR, &anar_reg) < 0) { in qc_ar8031_cfg_link()
316 if (qc_ar8031_write(dev, MII_ANAR, anar_reg) < 0) { in qc_ar8031_cfg_link()
Dphy_realtek_rtl8211f.c307 ret = phy_rt_rtl8211f_read(dev, MII_ANAR, &anar); in phy_rt_rtl8211f_cfg_link()
350 ret = phy_rt_rtl8211f_write(dev, MII_ANAR, anar); in phy_rt_rtl8211f_cfg_link()
/Zephyr-latest/drivers/ethernet/
Dphy_gecko.c205 retval = phy_read(phy, MII_ANAR, &ability_adv); in phy_gecko_auto_negotiate()