Searched refs:GD32_RESET_SPI5 (Results 1 – 2 of 2) sorted by relevance
39 resets = <&rctl GD32_RESET_SPI5>;
106 #define GD32_RESET_SPI5 GD32_RESET_CONFIG(APB2RST, 21U) macro
