Searched refs:GD32_RESET_SPI4 (Results 1 – 2 of 2) sorted by relevance
28 resets = <&rctl GD32_RESET_SPI4>;
105 #define GD32_RESET_SPI4 GD32_RESET_CONFIG(APB2RST, 20U) macro
