Searched refs:GD32_RESET_SPI3 (Results 1 – 2 of 2) sorted by relevance
17 resets = <&rctl GD32_RESET_SPI3>;
100 #define GD32_RESET_SPI3 GD32_RESET_CONFIG(APB2RST, 13U) macro
