Home
last modified time | relevance | path

Searched refs:DRAM_START (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/soc/mediatek/mt8xxx/
Dsoc.c18 #define DRAM_START DT_REG_ADDR(DT_NODELABEL(dram0)) macro
20 #define DRAM_END (DRAM_START + DRAM_SIZE)
197 { DRAM_START, 0xf7f00 }, /* cached DRAM */ in enable_mpu()
Dlinker.ld10 #define DRAM_START DT_REG_ADDR(DT_NODELABEL(dram0)) macro
15 dram (rwx) : ORIGIN = DRAM_START, LENGTH = DRAM_SIZE