Home
last modified time | relevance | path

Searched refs:CORE_MAC_INTERRUPT_ENABLE_OFST (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/drivers/ethernet/dwc_xgmac/
Deth_dwc_xgmac_priv.h292 #define CORE_MAC_INTERRUPT_ENABLE_OFST (0xb4) macro
Deth_dwc_xgmac.c1246 reg_val = sys_read32(ioaddr + CORE_MAC_INTERRUPT_ENABLE_OFST); in eth_dwc_xgmac_start_device()
1248 sys_write32(reg_val, (ioaddr + CORE_MAC_INTERRUPT_ENABLE_OFST)); in eth_dwc_xgmac_start_device()
1315 reg_addr = ioaddr + CORE_MAC_INTERRUPT_ENABLE_OFST; in eth_dwc_xgmac_stop_device()