Home
last modified time | relevance | path

Searched refs:peripll_addr (Results 1 – 1 of 1) sorted by relevance

/Zephyr-Core-3.7.0/drivers/clock_control/
Dclock_control_agilex5_ll.c19 mm_reg_t peripll_addr; member
36 clock_agilex5_ll.peripll_addr = clock_agilex5_ll.base_addr + CLKMGR_PERPLL_OFFSET; in clock_agilex5_ll_init()
97 pllm_reg = clock_agilex5_ll.peripll_addr + CLKMGR_PERPLL_PLLM; in get_clk_freq()
98 pllc_reg = clock_agilex5_ll.peripll_addr + per_pllc; in get_clk_freq()
99 pllglob_reg = clock_agilex5_ll.peripll_addr + CLKMGR_PERPLL_PLLGLOB; in get_clk_freq()