Home
last modified time | relevance | path

Searched refs:channels (Results 1 – 25 of 858) sorted by relevance

12345678910>>...35

/Zephyr-Core-3.7.0/soc/nordic/nrf53/
Dsync_rtc.c74 static void ppi_ipc_to_rtc(union rtc_sync_channels channels, bool setup) in ppi_ipc_to_rtc() argument
76 nrf_ipc_event_t ipc_evt = nrf_ipc_receive_event_get(channels.ch.ipc_in); in ppi_ipc_to_rtc()
77 uint32_t task_addr = z_nrf_rtc_timer_capture_task_address_get(channels.ch.rtc); in ppi_ipc_to_rtc()
80 nrfx_gppi_task_endpoint_setup(channels.ch.ppi, task_addr); in ppi_ipc_to_rtc()
81 nrf_ipc_publish_set(NRF_IPC, ipc_evt, channels.ch.ppi); in ppi_ipc_to_rtc()
83 nrfx_gppi_task_endpoint_clear(channels.ch.ppi, task_addr); in ppi_ipc_to_rtc()
93 static void ppi_rtc_to_ipc(union rtc_sync_channels channels, bool setup) in ppi_rtc_to_ipc() argument
95 uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc); in ppi_rtc_to_ipc()
96 nrf_ipc_task_t ipc_task = nrf_ipc_send_task_get(channels.ch.ipc_out); in ppi_rtc_to_ipc()
99 nrf_ipc_subscribe_set(NRF_IPC, ipc_task, channels.ch.ppi); in ppi_rtc_to_ipc()
[all …]
/Zephyr-Core-3.7.0/subsys/task_wdt/
Dtask_wdt.c41 static struct task_wdt_channel channels[CONFIG_TASK_WDT_CHANNELS]; variable
69 for (int id = 0; id < ARRAY_SIZE(channels); id++) { in schedule_next_timeout()
70 if (channels[id].reload_period != 0 && in schedule_next_timeout()
71 channels[id].timeout_abs_ticks < next_timeout) { in schedule_next_timeout()
73 next_timeout = channels[id].timeout_abs_ticks; in schedule_next_timeout()
113 if (bg_channel || channels[channel_id].reload_period == 0) { in task_wdt_trigger()
118 if (channels[channel_id].callback) { in task_wdt_trigger()
119 channels[channel_id].callback(channel_id, in task_wdt_trigger()
120 channels[channel_id].user_data); in task_wdt_trigger()
171 for (int id = 0; id < ARRAY_SIZE(channels); id++) { in task_wdt_add()
[all …]
/Zephyr-Core-3.7.0/drivers/dma/
Ddma_rpi_pico.c27 uint32_t channels; member
46 struct dma_rpi_pico_channel *channels; member
115 if (channel >= cfg->channels) { in dma_rpi_pico_config()
116 LOG_ERR("channel must be < %" PRIu32 " (%" PRIu32 ")", cfg->channels, channel); in dma_rpi_pico_config()
175 data->channels[channel].config = dma_channel_get_default_config(channel); in dma_rpi_pico_config()
177 data->channels[channel].source_address = (void *)dma_cfg->head_block->source_address; in dma_rpi_pico_config()
178 data->channels[channel].dest_address = (void *)dma_cfg->head_block->dest_address; in dma_rpi_pico_config()
179 data->channels[channel].block_size = dma_cfg->head_block->block_size; in dma_rpi_pico_config()
180 channel_config_set_read_increment(&data->channels[channel].config, in dma_rpi_pico_config()
183 channel_config_set_write_increment(&data->channels[channel].config, in dma_rpi_pico_config()
[all …]
Ddma_gd32.c63 uint32_t channels; member
81 struct dma_gd32_channel *channels; member
349 if (channel >= cfg->channels) { in dma_gd32_config()
351 cfg->channels, channel); in dma_gd32_config()
482 data->channels[channel].callback = dma_cfg->dma_callback; in dma_gd32_config()
483 data->channels[channel].user_data = dma_cfg->user_data; in dma_gd32_config()
484 data->channels[channel].direction = dma_cfg->channel_direction; in dma_gd32_config()
495 if (ch >= cfg->channels) { in dma_gd32_reload()
497 cfg->channels, ch); in dma_gd32_reload()
501 if (data->channels[ch].busy) { in dma_gd32_reload()
[all …]
/Zephyr-Core-3.7.0/dts/arm/nordic/
Dnrf54h20_cpurad.dtsi53 owned-channels = <7 8 9 10 11 12 13 14 15>;
54 child-owned-channels = <8 9 10 11 12>;
55 nonsecure-channels = <8 9 10 11 12>;
62 owned-channels = <0 2 3>;
63 sink-channels = <0 2>;
64 source-channels = <3>;
65 nonsecure-channels = <0 2 3>;
70 owned-channels = <0 2 3>;
71 sink-channels = <3>;
72 source-channels = <0 2>;
[all …]
/Zephyr-Core-3.7.0/tests/drivers/build_all/sensor/
Dadc.dtsi14 io-channels = <&test_adc 0>;
20 io-channels = <&test_adc 1>;
30 io-channels = <&test_adc 2>;
48 io-channels = <&test_adc 0>;
58 io-channels = <&test_adc 0>;
67 io-channels = <&test_adc 0>;
76 io-channels = <&adc0 0>;
85 io-channels = <&adc0 0>;
91 io-channels = <&test_adc 0>;
/Zephyr-Core-3.7.0/drivers/adc/
Dadc_ads7052.c25 uint8_t channels; member
33 uint8_t channels; member
60 if (channel_cfg->channel_id >= config->channels) { in adc_ads7052_channel_setup()
70 uint8_t channels = 0; in ads7052_validate_buffer_size() local
73 channels = POPCOUNT(sequence->channels); in ads7052_validate_buffer_size()
75 needed = channels * sizeof(uint16_t); in ads7052_validate_buffer_size()
121 if (find_msb_set(sequence->channels) > config->channels) { in ads7052_start_read()
122 LOG_ERR("unsupported channels in mask: 0x%08x", sequence->channels); in ads7052_start_read()
164 data->channels = ctx->sequence.channels; in adc_context_start_sampling()
240 while (data->channels != 0) { in ads7052_acquisition_thread()
[all …]
Dadc_mcp320x.c29 uint8_t channels; member
37 uint8_t channels; member
69 if (channel_cfg->channel_id >= config->channels) { in mcp320x_channel_setup()
84 uint8_t channels = 0; in mcp320x_validate_buffer_size() local
88 for (mask = BIT(config->channels - 1); mask != 0; mask >>= 1) { in mcp320x_validate_buffer_size()
89 if (mask & sequence->channels) { in mcp320x_validate_buffer_size()
90 channels++; in mcp320x_validate_buffer_size()
94 needed = channels * sizeof(uint16_t); in mcp320x_validate_buffer_size()
118 if (find_msb_set(sequence->channels) > config->channels) { in mcp320x_start_read()
120 sequence->channels); in mcp320x_start_read()
[all …]
Dadc_rpi_pico.c64 uint32_t channels; member
139 uint8_t channels = 0; in adc_rpi_check_buffer_size() local
144 if (mask & sequence->channels) { in adc_rpi_check_buffer_size()
145 channels++; in adc_rpi_check_buffer_size()
149 needed = channels * sizeof(uint16_t); in adc_rpi_check_buffer_size()
187 if (find_msb_set(sequence->channels) > config->num_channels) { in adc_rpi_start_read()
189 sequence->channels); in adc_rpi_start_read()
231 data->channels &= ~(BIT(ainsel)); in adc_rpi_isr()
234 if (data->channels == 0) { in adc_rpi_isr()
240 ainsel = (uint8_t)(find_lsb_set(data->channels) - 1); in adc_rpi_isr()
[all …]
Dadc_ad559x.c40 uint8_t channels; member
66 uint8_t channels; in adc_ad559x_validate_buffer_size() local
69 channels = POPCOUNT(sequence->channels); in adc_ad559x_validate_buffer_size()
70 needed = channels * sizeof(uint16_t); in adc_ad559x_validate_buffer_size()
89 if (find_msb_set(sequence->channels) > AD559X_PIN_MAX) { in adc_ad559x_start_read()
90 LOG_ERR("invalid channels in mask: 0x%08x", sequence->channels); in adc_ad559x_start_read()
177 data->channels = ctx->sequence.channels; in adc_context_start_sampling()
201 while (data->channels != 0) { in adc_ad559x_acquisition_thread()
202 channel = find_lsb_set(data->channels) - 1; in adc_ad559x_acquisition_thread()
212 WRITE_BIT(data->channels, channel, 0); in adc_ad559x_acquisition_thread()
Dadc_ifx_cat1.c43 uint32_t channels; member
55 uint32_t channels = data->channels; in _cyhal_adc_event_callback() local
59 while (channels != 0) { in _cyhal_adc_event_callback()
60 channel_id = find_lsb_set(channels) - 1; in _cyhal_adc_event_callback()
61 channels &= ~BIT(channel_id); in _cyhal_adc_event_callback()
162 if (sequence->channels & BIT(i)) { in validate_buffer_size()
184 uint32_t channels = sequence->channels; in start_read() local
185 uint32_t unconfigured_channels = channels & ~data->channels_mask; in start_read()
209 data->channels = channels; in start_read()
Dadc_sam_afec.c58 uint32_t channels; member
129 data->channel_id = find_lsb_set(data->channels) - 1; in adc_sam_start_conversion()
157 data->channels = ctx->sequence.channels; in adc_context_start_sampling()
193 uint32_t channels = sequence->channels; in start_read() local
195 data->channels = 0U; in start_read()
200 if (channels == 0U || in start_read()
201 (channels & (~0UL << NUM_CHANNELS))) { in start_read()
223 while (channels > 0) { in start_read()
224 if (channels & 1) { in start_read()
227 channels >>= 1; in start_read()
[all …]
Dadc_gecko.c34 uint32_t channels; member
96 uint32_t channels; in start_read() local
102 if (sequence->channels == 0) { in start_read()
113 channels = sequence->channels; in start_read()
115 while (channels) { in start_read()
117 index = find_lsb_set(channels) - 1; in start_read()
128 channels &= ~BIT(index); in start_read()
151 data->channel_id = find_lsb_set(data->channels) - 1; in adc_gecko_start_channel()
162 data->channels = ctx->sequence.channels; in adc_context_start_sampling()
194 data->channels &= ~BIT(data->channel_id); in adc_gecko_isr()
[all …]
Dadc_ene_kb1200.c41 if (chan_mask & sequence->channels) { in adc_kb1200_validate_buffer_size()
72 if (!sequence->channels || (sequence->channels & ~BIT_MASK(ADC_MAX_CHAN))) { in adc_kb1200_start_read()
97 uint32_t channels = (config->adc->ADCCFG & ADC_CHANNEL_BIT_MASK) >> ADC_CHANNEL_BIT_POS; in adc_kb1200_start_read() local
99 while (channels) { in adc_kb1200_start_read()
104 ch_num = find_lsb_set(channels) - 1; in adc_kb1200_start_read()
125 channels &= ~BIT(ch_num); in adc_kb1200_start_read()
202 (ctx->sequence.channels << ADC_CHANNEL_BIT_POS); in adc_context_start_sampling()
/Zephyr-Core-3.7.0/tests/bsim/bluetooth/host/l2cap/general/src/
Dmain_l2cap_ecred.c55 static struct channel channels[L2CAP_CHANNELS]; variable
72 k_work_queue_init(&channels[i].work_queue); in init_workqs()
73 k_work_queue_start(&channels[i].work_queue, stack_area[i], in init_workqs()
106 if (channels[SHORT_MSG_CHAN_IDX].sdus_received != in chan_recv_cb()
107 (channels[LONG_MSG_CHAN_IDX].sdus_received + 1)) { in chan_recv_cb()
207 struct channel *chan = &channels[idx]; in get_free_channel()
214 channels[idx].in_use = true; in get_free_channel()
252 for (int i = 0; i < ARRAY_SIZE(channels); i++) { in disconnect_all_channels()
253 if (channels[i].in_use) { in disconnect_all_channels()
254 LOG_DBG("Disconnecting channel: %d)", channels[i].chan_id); in disconnect_all_channels()
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/
Ddefault_rtio_sensor.c51 static inline int compute_num_samples(const struct sensor_chan_spec *const channels, in compute_num_samples() argument
57 num_samples += SENSOR_CHANNEL_3_AXIS(channels[i].chan_type) ? 3 : 1; in compute_num_samples()
103 if (sensor_chan_spec_eq(header->channels[i], chan_spec)) { in check_header_contains_channel()
119 const struct sensor_chan_spec *const channels = cfg->channels; in sensor_submit_fallback_sync() local
120 const int num_output_samples = compute_num_samples(channels, cfg->count); in sensor_submit_fallback_sync()
154 const int num_samples = SENSOR_CHANNEL_3_AXIS(channels[i].chan_type) ? 3 : 1; in sensor_submit_fallback_sync()
157 rc = sensor_channel_get(dev, channels[i].chan_type, value); in sensor_submit_fallback_sync()
160 header->channels[sample_idx++] = (struct sensor_chan_spec) { in sensor_submit_fallback_sync()
161 rc == 0 ? channels[i].chan_type - 3 : SENSOR_CHAN_MAX, in sensor_submit_fallback_sync()
164 header->channels[sample_idx++] = (struct sensor_chan_spec) { in sensor_submit_fallback_sync()
[all …]
/Zephyr-Core-3.7.0/drivers/counter/
Dcounter_mcux_ctimer.c30 struct mcux_lpc_ctimer_channel_data channels[NUM_CHANNELS]; member
107 if (data->channels[chan_id].alarm_callback != NULL) { in mcux_lpc_ctimer_set_alarm()
119 data->channels[chan_id].alarm_callback = alarm_cfg->callback; in mcux_lpc_ctimer_set_alarm()
120 data->channels[chan_id].alarm_user_data = alarm_cfg->user_data; in mcux_lpc_ctimer_set_alarm()
141 data->channels[chan_id].alarm_callback = NULL; in mcux_lpc_ctimer_cancel_alarm()
142 data->channels[chan_id].alarm_user_data = NULL; in mcux_lpc_ctimer_cancel_alarm()
233 (data->channels[chan].alarm_callback != NULL)) { in mcux_lpc_ctimer_isr()
235 data->channels[chan].alarm_callback; in mcux_lpc_ctimer_isr()
236 void *alarm_user_data = data->channels[chan].alarm_user_data; in mcux_lpc_ctimer_isr()
238 data->channels[chan].alarm_callback = NULL; in mcux_lpc_ctimer_isr()
[all …]
/Zephyr-Core-3.7.0/dts/arm/gd/gd32e50x/
Dgd32e507xe.dtsi20 channels = <4>;
37 channels = <2>;
54 channels = <1>;
71 channels = <1>;
88 channels = <2>;
105 channels = <1>;
122 channels = <1>;
/Zephyr-Core-3.7.0/tests/drivers/mbox/mbox_data/src/
Dmain.c30 static const struct mbox_dt_spec channels[CHANNELS_TO_TEST][2] = { variable
71 const struct mbox_dt_spec *tx_channel = &channels[current_channel_index][TX_CHANNEL_INDEX]; in mbox_data_tests_before()
72 const struct mbox_dt_spec *rx_channel = &channels[current_channel_index][RX_CHANNEL_INDEX]; in mbox_data_tests_before()
94 const struct mbox_dt_spec *rx_channel = &channels[current_channel_index][RX_CHANNEL_INDEX]; in mbox_data_tests_after()
114 &channels[current_channel_index][TX_CHANNEL_INDEX]; in mbox_test()
147 channels[current_channel_index][RX_CHANNEL_INDEX].channel_id; in mbox_test()
/Zephyr-Core-3.7.0/tests/drivers/mbox/mbox_data/remote/src/
Dmain.c22 static const struct mbox_dt_spec channels[CHANNELS_TO_TEST][2] = { variable
57 for (int i = 0; i < ARRAY_SIZE(channels); i++) { in main()
58 const struct mbox_dt_spec *tx_channel = &channels[i][TX_CHANNEL_INDEX]; in main()
59 const struct mbox_dt_spec *rx_channel = &channels[i][RX_CHANNEL_INDEX]; in main()
/Zephyr-Core-3.7.0/drivers/dai/intel/hda/
Dhda.c35 if (config->channels) in dai_hda_set_config_tplg()
36 hda->params.channels = config->channels; in dai_hda_set_config_tplg()
54 params->channels = hda->params.channels; in dai_hda_config_get()
/Zephyr-Core-3.7.0/tests/drivers/sensor/bmi160/src/
Di2c.c39 enum sensor_channel channels[] = {SENSOR_CHAN_ACCEL_XYZ, SENSOR_CHAN_GYRO_XYZ}; in ZTEST_USER_F() enum
47 for (int chan_idx = 0; chan_idx < ARRAY_SIZE(channels); ++chan_idx) { in ZTEST_USER_F()
48 zassert_equal(-EIO, sensor_attr_get(fixture->dev_i2c, channels[chan_idx], in ZTEST_USER_F()
Dspi.c39 enum sensor_channel channels[] = {SENSOR_CHAN_ACCEL_XYZ, SENSOR_CHAN_GYRO_XYZ}; in ZTEST_USER_F() enum
47 for (int chan_idx = 0; chan_idx < ARRAY_SIZE(channels); ++chan_idx) { in ZTEST_USER_F()
48 zassert_equal(-EIO, sensor_attr_get(fixture->dev_spi, channels[chan_idx], in ZTEST_USER_F()
/Zephyr-Core-3.7.0/tests/drivers/i2s/i2s_api/src/
Dtest_i2s_errors.c18 .channels = 2U, in ZTEST_USER()
44 invalid_config.channels = 3U; in ZTEST_USER()
56 .channels = 2U, in ZTEST_USER()
89 .channels = 2U, in ZTEST_USER()
113 .channels = 2U, in ZTEST_USER()
137 .channels = 2U, in ZTEST_USER()
/Zephyr-Core-3.7.0/drivers/pwm/
Dpwm_b91.c17 uint8_t channels; member
65 if (channel >= config->channels) { in pwm_b91_set_cycles()
99 if (channel >= config->channels) { in pwm_b91_get_cycles_per_sec()
125 .channels = DT_INST_PROP(n, channels), \

12345678910>>...35