Home
last modified time | relevance | path

Searched refs:REG_PWR_MGMT0 (Results 1 – 6 of 6) sorted by relevance

/Zephyr-Core-3.7.0/drivers/sensor/tdk/icm42605/
Dicm42605_setup.c225 result = inv_spi_single_write(&cfg->spi, REG_PWR_MGMT0, &v); in icm42605_sensor_init()
409 result = inv_spi_single_write(&cfg->spi, REG_PWR_MGMT0, &v); in icm42605_turn_on_sensor()
432 result = inv_spi_read(&cfg->spi, REG_PWR_MGMT0, &v, 1); in icm42605_turn_off_sensor()
437 result = inv_spi_single_write(&cfg->spi, REG_PWR_MGMT0, &v); in icm42605_turn_off_sensor()
Dicm42605_reg.h46 #define REG_PWR_MGMT0 0x4E macro
/Zephyr-Core-3.7.0/drivers/sensor/tdk/icm42688/
Dicm42688_common.c156 LOG_DBG("PWR_MGMT0 (0x%x) 0x%x", REG_PWR_MGMT0, pwr_mgmt0); in icm42688_configure()
157 res = icm42688_spi_single_write(&dev_cfg->spi, REG_PWR_MGMT0, pwr_mgmt0); in icm42688_configure()
Dicm42688_reg.h74 #define REG_PWR_MGMT0 (REG_BANK0_OFFSET | 0x4E) macro
/Zephyr-Core-3.7.0/drivers/sensor/tdk/icm42670/
Dicm42670_reg.h53 #define REG_PWR_MGMT0 (REG_BANK0_OFFSET | 0x1f) macro
Dicm42670.c161 int res = icm42670_spi_single_write(&cfg->spi, REG_PWR_MGMT0, BIT_IDLE); in icm42670_enable_mclk()
266 res = icm42670_spi_update_register(&cfg->spi, REG_PWR_MGMT0, in icm42670_turn_on_sensor()