Home
last modified time | relevance | path

Searched refs:LPTIM (Results 1 – 16 of 16) sorted by relevance

/Zephyr-Core-3.7.0/drivers/timer/
Dstm32_lptim_timer.c28 #error Only one LPTIM instance should be enabled
31 #define LPTIM (LPTIM_TypeDef *) DT_INST_REG_ADDR(0) macro
34 #warning Kconfig for LPTIM source clock (LSI/LSE) is deprecated, use device tree.
113 return (LL_LPTIM_IsActiveFlag_ARRM(LPTIM) && LL_LPTIM_IsEnabledIT_ARRM(LPTIM)); in arrm_state_get()
121 uint32_t autoreload = LL_LPTIM_GetAutoReload(LPTIM); in lptim_irq_handler()
123 if ((LL_LPTIM_IsActiveFlag_ARROK(LPTIM) != 0) in lptim_irq_handler()
124 && LL_LPTIM_IsEnabledIT_ARROK(LPTIM) != 0) { in lptim_irq_handler()
125 LL_LPTIM_ClearFlag_ARROK(LPTIM); in lptim_irq_handler()
129 LL_LPTIM_SetAutoReload(LPTIM, autoreload_next); in lptim_irq_handler()
139 LL_LPTIM_ClearFLAG_ARRM(LPTIM); in lptim_irq_handler()
[all …]
DKconfig.stm32_lptim1 # STM32 LPTIM configuration options
22 prompt "LPTIM clock value configuration"
24 This option is deprecated and configuration of LPTIM domain clock
30 Use LSI as LPTIM clock
35 Use LSE as LPTIM clock
45 hex "LPTIM AutoReload value"
53 For LPTIM configuration, a specific tick freq is advised
54 depending on LPTIM input clock:
69 There are chips e.g. STM32WBAX family that use LPTIM as a system timer,
70 but LPTIM is not clocked in standby mode. These chips usually have
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/suspend_to_ram/
DREADME.rst22 in core sleep states, as LPTIM (:dtcompatible:`st,stm32-lptim`).
24 for LPTIM (which is disabled). The board shall also have RAM retention to be
/Zephyr-Core-3.7.0/soc/st/stm32/
DKconfig.defconfig28 # set the tick per sec as a divider of the LPTIM clock source
30 # SYS_CLOCK_TICKS_PER_SEC not too high compared to the LPTIM counter clock
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/blinky/
DREADME.rst26 in core sleep states, as LPTIM (:dtcompatible:`st,stm32-lptim`).
40 When LPTIM input clock has a prescaler, longer perdiod (up to 64 seconds)
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/stop3/
DREADME.rst19 for LPTIM (which is disabled).
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/adc/
DREADME.rst19 in core sleep states, as LPTIM (:dtcompatible:`st,stm32-lptim`).
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/standby_shutdown/
DREADME.rst24 in core sleep states, as LPTIM (:dtcompatible:`st,stm32-lptim`).
/Zephyr-Core-3.7.0/samples/boards/stm32/power_mgmt/serial_wakeup/
DREADME.rst19 in core sleep states, as LPTIM (:dtcompatible:`st,stm32-lptim`).
/Zephyr-Core-3.7.0/modules/
DKconfig.stm32320 Enable STM32Cube Low Power Timer (LPTIM) HAL module driver
715 Enable STM32Cube Low Power Timer (LPTIM) LL module driver
/Zephyr-Core-3.7.0/doc/releases/
Drelease-notes-2.1.rst292 * Added STM32 LPTIM driver
Drelease-notes-3.4.rst1009 Prescaler allows to achieve higher LPTIM timeout (up to 256s when lptim clocked by LSE)
Drelease-notes-3.2.rst151 * STM32 LPTIM domain clock should now be configured using devicetree.
774 * STM32 LPTIM based timer should now be configured using device tree.
Drelease-notes-2.7.rst1270 * :github:`38031` - STM32WB - Problem with data reception on LPUART when PM and LPTIM are enabled
Drelease-notes-2.4.rst1493 * :github:`25952` - STM32 LPTIM driver doesn't restart counter after sleeping K_TICKS_FOREVER
Drelease-notes-3.3.rst2883 * :github:`54558` - LPTIM Kconfig-related build failures for nucleo_g431rb