Home
last modified time | relevance | path

Searched refs:IS_ALIGNED (Results 1 – 8 of 8) sorted by relevance

/Zephyr-Core-3.7.0/drivers/crypto/
Dcrypto_intel_sha.c48 if (IS_ALIGNED(lower_length, SHA_REQUIRED_BLOCK_ALIGNMENT)) { in intel_sha_set_resume_length_dw0()
67 if ((IS_ALIGNED(len, sizeof(uint32_t))) && (IS_ALIGNED(dst, sizeof(uint32_t))) && in intel_sha_regs_cpy()
68 (IS_ALIGNED(src, sizeof(uint32_t)))) { in intel_sha_regs_cpy()
163 if ((IS_ALIGNED(len, sizeof(uint32_t))) && (IS_ALIGNED(dst, sizeof(uint32_t)))) { in intel_sha_copy_hash()
/Zephyr-Core-3.7.0/arch/riscv/core/
Dstacktrace.c77 if (!IS_ALIGNED(addr, sizeof(uintptr_t))) { in in_stack_bound()
93 if (!IS_ALIGNED(addr, sizeof(uintptr_t))) { in in_fatal_stack_bound()
/Zephyr-Core-3.7.0/tests/boards/nrf/dmm/src/
Dmain.c91 zassert_true(IS_ALIGNED(buf, CONFIG_DCACHE_LINE_SIZE)); in dmm_check_output_buffer()
123 zassert_true(IS_ALIGNED(buf, CONFIG_DCACHE_LINE_SIZE)); in dmm_check_input_buffer()
/Zephyr-Core-3.7.0/include/zephyr/drivers/usb/
Dudc_buf.h69 #define IS_UDC_ALIGNED(buf) IS_ALIGNED(buf, UDC_BUF_ALIGN)
/Zephyr-Core-3.7.0/soc/nordic/common/
Ddmm.c96 if (IS_ALIGNED(addr, region->dt_align)) { in is_user_buffer_correctly_preallocated()
/Zephyr-Core-3.7.0/include/zephyr/sys/
Dutil.h301 #define IS_ALIGNED(ptr, align) (((uintptr_t)(ptr)) % (align) == 0) macro
/Zephyr-Core-3.7.0/subsys/usb/device_next/class/
Dusbd_hid.c575 __ASSERT(IS_ALIGNED(report, sizeof(void *)), "Report buffer is not aligned"); in hid_dev_submit_report()
/Zephyr-Core-3.7.0/drivers/usb/udc/
Dudc_dwc2.c259 if (!IS_ALIGNED(buf, 4)) { in dwc2_dma_buffer_ok_to_use()