Home
last modified time | relevance | path

Searched refs:ICR (Results 1 – 7 of 7) sorted by relevance

/Zephyr-Core-3.7.0/drivers/mipi_dbi/
Dmipi_dbi_nxp_lcdic.c241 base->ICR = LCDIC_ALL_INTERRUPTS; in mipi_dbi_lcdic_configure()
347 base->ICR |= LCDIC_ICR_TFIFO_OVERFLOW_INTR_CLR_MASK; in mipi_dbi_lcdic_fill_tx()
499 base->ICR |= LCDIC_ICR_CMD_DONE_INTR_CLR_MASK; in mipi_dbi_lcdic_write_cmd()
593 base->ICR |= LCDIC_ICR_RST_DONE_INTR_CLR_MASK; in mipi_dbi_lcdic_reset()
632 base->ICR = LCDIC_ALL_INTERRUPTS; in mipi_dbi_lcdic_init()
678 base->ICR |= isr_status; in mipi_dbi_lcdic_isr()
/Zephyr-Core-3.7.0/drivers/ethernet/
Deth_e1000_priv.h37 ICR = 0x00C0, /* Interrupt Cause Read */ enumerator
Deth_e1000.c47 _(ICR); in e1000_reg_to_string()
176 uint32_t icr = ior32(dev, ICR); /* Cleared upon read */ in e1000_isr()
/Zephyr-Core-3.7.0/drivers/usb_c/tcpc/
Ducpd_stm32.c117 LL_UCPD_WriteReg(config->ucpd_port, ICR, UCPD_ICR_TX_INT_MASK); in ucpd_tx_interrupts_enable()
501 LL_UCPD_WriteReg(config->ucpd_port, ICR, UCPD_ICR_RX_INT_MASK); in ucpd_set_rx_enable()
587 LL_UCPD_WriteReg(config->ucpd_port, ICR, in ucpd_start_transmit()
1243 LL_UCPD_WriteReg(config->ucpd_port, ICR, sr & UCPD_ICR_ALL_INT_MASK); in ucpd_isr()
1264 LOG_INF("ICR: %08x\n", LL_UCPD_ReadReg(config->ucpd_port, ICR)); in ucpd_dump_std_reg()
1342 LL_UCPD_WriteReg(config->ucpd_port, ICR, in ucpd_isr_init()
/Zephyr-Core-3.7.0/drivers/gpio/
Dgpio_mcux.c299 gpio_base->ICR[pin] = (gpio_base->ICR[pin] & ~GPIO_ICR_IRQC_MASK) | icr; in gpio_mcux_pin_interrupt_configure()
/Zephyr-Core-3.7.0/drivers/spi/
Dspi_pl022.c200 #define SSP_ICR_MASK_RORIC SSP_MASK(ICR, RORIC)
202 #define SSP_ICR_MASK_RTIC SSP_MASK(ICR, RTIC)
/Zephyr-Core-3.7.0/drivers/flash/
Dflash_stm32h7x.c159 regs->ICR = FLASH_FLAG_ECC_ERRORS;