Home
last modified time | relevance | path

Searched refs:DMICSYNC_OFFSET (Results 1 – 4 of 4) sorted by relevance

/Zephyr-Core-3.7.0/drivers/dai/intel/dmic/
Ddmic.c173 sys_write32(sys_read32(base + DMICSYNC_OFFSET) | FIELD_PREP(DMICSYNC_SYNCPRD, val), in dai_dmic_set_sync_period()
174 base + DMICSYNC_OFFSET); in dai_dmic_set_sync_period()
175 sys_write32(sys_read32(base + DMICSYNC_OFFSET) | DMICSYNC_SYNCPU, in dai_dmic_set_sync_period()
176 base + DMICSYNC_OFFSET); in dai_dmic_set_sync_period()
178 if (!WAIT_FOR((sys_read32(base + DMICSYNC_OFFSET) & DMICSYNC_SYNCPU) == 0, 1000, in dai_dmic_set_sync_period()
183 sys_write32(sys_read32(base + DMICSYNC_OFFSET) | DMICSYNC_CMDSYNC, in dai_dmic_set_sync_period()
184 base + DMICSYNC_OFFSET); in dai_dmic_set_sync_period()
186 sys_write32(sys_read32(base + DMICSYNC_OFFSET) | FIELD_PREP(DMICSYNC_SYNCPRD, val), in dai_dmic_set_sync_period()
187 base + DMICSYNC_OFFSET); in dai_dmic_set_sync_period()
188 sys_write32(sys_read32(base + DMICSYNC_OFFSET) | DMICSYNC_CMDSYNC, in dai_dmic_set_sync_period()
[all …]
/Zephyr-Core-3.7.0/soc/intel/intel_adsp/ace/include/ace20_lnl/
Ddmic_regs_ace2x.h12 #define DMICSYNC_OFFSET 0x1C macro
/Zephyr-Core-3.7.0/soc/intel/intel_adsp/ace/include/ace30_ptl/
Ddmic_regs_ace3x.h10 #define DMICSYNC_OFFSET 0x1C macro
/Zephyr-Core-3.7.0/soc/intel/intel_adsp/ace/include/ace15_mtpm/
Ddmic_regs_ace1x.h52 #define DMICSYNC_OFFSET 0x0C macro