Home
last modified time | relevance | path

Searched refs:CLKMGR_PLLGLOB_DREFCLKDIV (Results 1 – 2 of 2) sorted by relevance

/Zephyr-Core-3.7.0/drivers/clock_control/
Dclock_control_agilex5_ll.h97 #define CLKMGR_PLLGLOB_DREFCLKDIV(x) (((x) & 0x00003000) >> 12) macro
/Zephyr-Core-3.7.0/include/zephyr/drivers/clock_control/
Dclock_agilex_ll.h113 #define CLKMGR_PLLGLOB_DREFCLKDIV(x) (((x) & 0x00003000) >> 12) macro