Home
last modified time | relevance | path

Searched refs:val (Results 1 – 25 of 951) sorted by relevance

12345678910>>...39

/Zephyr-Core-3.6.0/include/zephyr/sys/
Dbyteorder.h214 #define sys_le16_to_cpu(val) (val) argument
215 #define sys_cpu_to_le16(val) (val) argument
216 #define sys_le24_to_cpu(val) (val) argument
217 #define sys_cpu_to_le24(val) (val) argument
218 #define sys_le32_to_cpu(val) (val) argument
219 #define sys_cpu_to_le32(val) (val) argument
220 #define sys_le48_to_cpu(val) (val) argument
221 #define sys_cpu_to_le48(val) (val) argument
222 #define sys_le64_to_cpu(val) (val) argument
223 #define sys_cpu_to_le64(val) (val) argument
[all …]
/Zephyr-Core-3.6.0/include/zephyr/dt-bindings/clock/
Dstm32h5_clock.h71 #define STM32_CLOCK(val, mask, shift, reg) \ argument
75 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
89 #define USART1_SEL(val) STM32_CLOCK(val, 7, 0, CCIPR1_REG) argument
90 #define USART2_SEL(val) STM32_CLOCK(val, 7, 3, CCIPR1_REG) argument
91 #define USART3_SEL(val) STM32_CLOCK(val, 7, 6, CCIPR1_REG) argument
92 #define USART4_SEL(val) STM32_CLOCK(val, 7, 9, CCIPR1_REG) argument
93 #define USART5_SEL(val) STM32_CLOCK(val, 7, 12, CCIPR1_REG) argument
94 #define USART6_SEL(val) STM32_CLOCK(val, 7, 15, CCIPR1_REG) argument
95 #define USART7_SEL(val) STM32_CLOCK(val, 7, 18, CCIPR1_REG) argument
96 #define USART8_SEL(val) STM32_CLOCK(val, 7, 21, CCIPR1_REG) argument
[all …]
Dstm32u5_clock.h72 #define STM32_CLOCK(val, mask, shift, reg) \ argument
76 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
88 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR1_REG) argument
89 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR1_REG) argument
90 #define USART3_SEL(val) STM32_CLOCK(val, 3, 4, CCIPR1_REG) argument
91 #define UART4_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR1_REG) argument
92 #define UART5_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR1_REG) argument
93 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR1_REG) argument
94 #define I2C2_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR1_REG) argument
95 #define I2C4_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR1_REG) argument
[all …]
Dstm32l4_clock.h62 #define STM32_CLOCK(val, mask, shift, reg) \ argument
66 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
77 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
78 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG) argument
79 #define USART3_SEL(val) STM32_CLOCK(val, 3, 4, CCIPR_REG) argument
80 #define UART4_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR_REG) argument
81 #define UART5_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR_REG) argument
82 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
83 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
84 #define I2C2_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR_REG) argument
[all …]
Dstm32h7_clock.h83 #define STM32_CLOCK(val, mask, shift, reg) \ argument
87 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
100 #define FMC_SEL(val) STM32_CLOCK(val, 3, 0, D1CCIPR_REG) argument
101 #define QSPI_SEL(val) STM32_CLOCK(val, 3, 4, D1CCIPR_REG) argument
102 #define DSI_SEL(val) STM32_CLOCK(val, 1, 8, D1CCIPR_REG) argument
103 #define SDMMC_SEL(val) STM32_CLOCK(val, 1, 16, D1CCIPR_REG) argument
104 #define CKPER_SEL(val) STM32_CLOCK(val, 3, 28, D1CCIPR_REG) argument
106 #define OSPI_SEL(val) STM32_CLOCK(val, 3, 4, D1CCIPR_REG) argument
108 #define SAI1_SEL(val) STM32_CLOCK(val, 7, 0, D2CCIP1R_REG) argument
109 #define SAI23_SEL(val) STM32_CLOCK(val, 7, 6, D2CCIP1R_REG) argument
[all …]
Dstm32f3_clock.h56 #define STM32_CLOCK(val, mask, shift, reg) \ argument
60 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
71 #define I2S_SEL(val) STM32_CLOCK(val, 1, 23, CFGR_REG) argument
73 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CFGR3_REG) argument
74 #define I2C1_SEL(val) STM32_CLOCK(val, 1, 4, CFGR3_REG) argument
75 #define I2C2_SEL(val) STM32_CLOCK(val, 1, 5, CFGR3_REG) argument
76 #define I2C3_SEL(val) STM32_CLOCK(val, 1, 6, CFGR3_REG) argument
77 #define TIM1_SEL(val) STM32_CLOCK(val, 1, 8, CFGR3_REG) argument
78 #define TIM8_SEL(val) STM32_CLOCK(val, 1, 9, CFGR3_REG) argument
79 #define TIM15_SEL(val) STM32_CLOCK(val, 1, 10, CFGR3_REG) argument
[all …]
Dstm32f7_clock.h63 #define STM32_CLOCK(val, mask, shift, reg) \ argument
67 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
77 #define I2S_SEL(val) STM32_CLOCK(val, 1, 23, CFGR_REG) argument
79 #define RTC_SEL(val) STM32_CLOCK(val, 3, 8, BDCR_REG) argument
87 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, DCKCFGR2_REG) argument
88 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, DCKCFGR2_REG) argument
89 #define USART3_SEL(val) STM32_CLOCK(val, 3, 4, DCKCFGR2_REG) argument
90 #define USART4_SEL(val) STM32_CLOCK(val, 3, 6, DCKCFGR2_REG) argument
91 #define USART5_SEL(val) STM32_CLOCK(val, 3, 8, DCKCFGR2_REG) argument
92 #define USART6_SEL(val) STM32_CLOCK(val, 3, 10, DCKCFGR2_REG) argument
[all …]
Dstm32g0_clock.h60 #define STM32_CLOCK(val, mask, shift, reg) \ argument
64 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
75 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
76 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG) argument
77 #define USART3_SEL(val) STM32_CLOCK(val, 3, 4, CCIPR_REG) argument
78 #define CEC_SEL(val) STM32_CLOCK(val, 1, 6, CCIPR_REG) argument
79 #define LPUART2_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR_REG) argument
80 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
81 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
82 #define I2C2_I2S1_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR_REG) argument
[all …]
Dstm32g4_clock.h64 #define STM32_CLOCK(val, mask, shift, reg) \ argument
68 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
79 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
80 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG) argument
81 #define USART3_SEL(val) STM32_CLOCK(val, 3, 4, CCIPR_REG) argument
82 #define USART4_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR_REG) argument
83 #define USART5_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR_REG) argument
84 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
85 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
86 #define I2C2_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR_REG) argument
[all …]
Dstm32f410_clock.h15 #define CKDFSDM2A_SEL(val) STM32_CLOCK(val, 1, 14, DCKCFGR_REG) argument
16 #define CKDFSDM1A_SEL(val) STM32_CLOCK(val, 1, 15, DCKCFGR_REG) argument
17 #define SAI1A_SEL(val) STM32_CLOCK(val, 3, 20, DCKCFGR_REG) argument
18 #define SAI1B_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR_REG) argument
19 #define I2S1_SEL(val) STM32_CLOCK(val, 3, 25, DCKCFGR_REG) argument
20 #define I2S2_SEL(val) STM32_CLOCK(val, 3, 27, DCKCFGR_REG) argument
21 #define CKDFSDM_SEL(val) STM32_CLOCK(val, 1, 31, DCKCFGR_REG) argument
24 #define I2CFMP1_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR2_REG) argument
25 #define CK48M_SEL(val) STM32_CLOCK(val, 1, 27, DCKCFGR2_REG) argument
26 #define SDIO_SEL(val) STM32_CLOCK(val, 1, 28, DCKCFGR2_REG) argument
[all …]
Dstm32wl_clock.h62 #define STM32_CLOCK(val, mask, shift, reg) \ argument
66 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
76 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
77 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG) argument
78 #define SPI2_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR_REG) argument
79 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
80 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
81 #define I2C2_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR_REG) argument
82 #define I2C3_SEL(val) STM32_CLOCK(val, 3, 16, CCIPR_REG) argument
83 #define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR_REG) argument
[all …]
Dstm32wba_clock.h65 #define STM32_CLOCK(val, mask, shift, reg) \ argument
69 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
80 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR1_REG) argument
81 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR1_REG) argument
82 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR1_REG) argument
83 #define LPTIM2_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR1_REG) argument
84 #define SPI1_SEL(val) STM32_CLOCK(val, 3, 20, CCIPR1_REG) argument
85 #define SYSTICK_SEL(val) STM32_CLOCK(val, 3, 22, CCIPR1_REG) argument
86 #define TIMIC_SEL(val) STM32_CLOCK(val, 1, 31, CCIPR1_REG) argument
88 #define RNG_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR2_REG) argument
[all …]
Dstm32wb_clock.h63 #define STM32_CLOCK(val, mask, shift, reg) \ argument
67 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
80 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
81 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
82 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
83 #define I2C3_SEL(val) STM32_CLOCK(val, 3, 16, CCIPR_REG) argument
84 #define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR_REG) argument
85 #define LPTIM2_SEL(val) STM32_CLOCK(val, 3, 20, CCIPR_REG) argument
86 #define SAI1_SEL(val) STM32_CLOCK(val, 3, 22, CCIPR_REG) argument
87 #define CLK48_SEL(val) STM32_CLOCK(val, 3, 26, CCIPR_REG) argument
[all …]
Dstm32f427_clock.h14 #define CKDFSDM2A_SEL(val) STM32_CLOCK(val, 1, 14, DCKCFGR_REG) argument
15 #define CKDFSDM1A_SEL(val) STM32_CLOCK(val, 1, 15, DCKCFGR_REG) argument
16 #define SAI1A_SEL(val) STM32_CLOCK(val, 3, 20, DCKCFGR_REG) argument
17 #define SAI1B_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR_REG) argument
18 #define CLK48M_SEL(val) STM32_CLOCK(val, 1, 27, DCKCFGR_REG) argument
19 #define SDMMC_SEL(val) STM32_CLOCK(val, 1, 28, DCKCFGR_REG) argument
20 #define DSI_SEL(val) STM32_CLOCK(val, 1, 29, DCKCFGR_REG) argument
Dstm32l0_clock.h56 #define STM32_CLOCK(val, mask, shift, reg) \ argument
60 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
70 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG) argument
71 #define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG) argument
72 #define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG) argument
73 #define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG) argument
74 #define I2C3_SEL(val) STM32_CLOCK(val, 3, 16, CCIPR_REG) argument
75 #define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR_REG) argument
76 #define HSI48_SEL(val) STM32_CLOCK(val, 1, 26, CCIPR_REG) argument
78 #define RTC_SEL(val) STM32_CLOCK(val, 3, 16, CSR_REG) argument
Dstm32f0_clock.h55 #define STM32_CLOCK(val, mask, shift, reg) \ argument
59 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
69 #define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CFGR3_REG) argument
70 #define I2C1_SEL(val) STM32_CLOCK(val, 1, 4, CFGR3_REG) argument
71 #define CEC_SEL(val) STM32_CLOCK(val, 1, 6, CFGR3_REG) argument
72 #define USB_SEL(val) STM32_CLOCK(val, 1, 7, CFGR3_REG) argument
73 #define USART2_SEL(val) STM32_CLOCK(val, 3, 16, CFGR3_REG) argument
74 #define USART3_SEL(val) STM32_CLOCK(val, 3, 18, CFGR3_REG) argument
76 #define RTC_SEL(val) STM32_CLOCK(val, 3, 8, BDCR_REG) argument
/Zephyr-Core-3.6.0/subsys/net/
Dbuf_simple.c76 uint8_t *net_buf_simple_add_u8(struct net_buf_simple *buf, uint8_t val) in net_buf_simple_add_u8() argument
80 NET_BUF_SIMPLE_DBG("buf %p val 0x%02x", buf, val); in net_buf_simple_add_u8()
83 *u8 = val; in net_buf_simple_add_u8()
88 void net_buf_simple_add_le16(struct net_buf_simple *buf, uint16_t val) in net_buf_simple_add_le16() argument
90 NET_BUF_SIMPLE_DBG("buf %p val %u", buf, val); in net_buf_simple_add_le16()
92 sys_put_le16(val, net_buf_simple_add(buf, sizeof(val))); in net_buf_simple_add_le16()
95 void net_buf_simple_add_be16(struct net_buf_simple *buf, uint16_t val) in net_buf_simple_add_be16() argument
97 NET_BUF_SIMPLE_DBG("buf %p val %u", buf, val); in net_buf_simple_add_be16()
99 sys_put_be16(val, net_buf_simple_add(buf, sizeof(val))); in net_buf_simple_add_be16()
102 void net_buf_simple_add_le24(struct net_buf_simple *buf, uint32_t val) in net_buf_simple_add_le24() argument
[all …]
/Zephyr-Core-3.6.0/drivers/fuel_gauge/bq27z746/
Demul_bq27z746.c110 static int emul_bq27z746_reg_read(const struct emul *target, int reg, int *val) in emul_bq27z746_reg_read() argument
114 *val = 1; in emul_bq27z746_reg_read()
117 *val = -2; in emul_bq27z746_reg_read()
120 *val = 1; in emul_bq27z746_reg_read()
123 *val = 1; in emul_bq27z746_reg_read()
126 *val = 1; in emul_bq27z746_reg_read()
129 *val = 1; in emul_bq27z746_reg_read()
132 *val = -2; in emul_bq27z746_reg_read()
135 *val = 1; in emul_bq27z746_reg_read()
138 *val = 1; in emul_bq27z746_reg_read()
[all …]
/Zephyr-Core-3.6.0/drivers/audio/
Dtas6422dac.c57 static void codec_write_reg(const struct device *dev, uint8_t reg, uint8_t val);
58 static void codec_read_reg(const struct device *dev, uint8_t reg, uint8_t *val);
121 uint8_t val; in codec_mute_output() local
131 codec_read_reg(dev, CH_STATE_CTRL_ADDR, &val); in codec_mute_output()
134 val &= ~CH_STATE_CTRL_CH1_STATE_CTRL_MASK; in codec_mute_output()
135 val |= CH_STATE_CTRL_CH1_STATE_CTRL(CH_STATE_CTRL_MUTE); in codec_mute_output()
138 val &= ~CH_STATE_CTRL_CH2_STATE_CTRL_MASK; in codec_mute_output()
139 val |= CH_STATE_CTRL_CH2_STATE_CTRL(CH_STATE_CTRL_MUTE); in codec_mute_output()
142 val &= ~(CH_STATE_CTRL_CH1_STATE_CTRL_MASK | CH_STATE_CTRL_CH2_STATE_CTRL_MASK); in codec_mute_output()
143 val |= CH_STATE_CTRL_CH1_STATE_CTRL(CH_STATE_CTRL_MUTE) | in codec_mute_output()
[all …]
/Zephyr-Core-3.6.0/subsys/bluetooth/mesh/
Dsar_cfg.c42 uint8_t val; in bt_mesh_sar_tx_decode() local
44 val = net_buf_simple_pull_u8(buf); in bt_mesh_sar_tx_decode()
45 tx->seg_int_step = (val & 0xf); in bt_mesh_sar_tx_decode()
46 tx->unicast_retrans_count = (val >> 4); in bt_mesh_sar_tx_decode()
47 val = net_buf_simple_pull_u8(buf); in bt_mesh_sar_tx_decode()
48 tx->unicast_retrans_without_prog_count = (val & 0xf); in bt_mesh_sar_tx_decode()
49 tx->unicast_retrans_int_step = (val >> 4); in bt_mesh_sar_tx_decode()
50 val = net_buf_simple_pull_u8(buf); in bt_mesh_sar_tx_decode()
51 tx->unicast_retrans_int_inc = (val & 0xf); in bt_mesh_sar_tx_decode()
52 tx->multicast_retrans_count = (val >> 4); in bt_mesh_sar_tx_decode()
[all …]
/Zephyr-Core-3.6.0/include/zephyr/dt-bindings/dma/
Dstm32_dma.h14 #define STM32_DMA_CH_CFG_MODE(val) ((val & 0x1) << 5) argument
19 #define STM32_DMA_CH_CFG_DIRECTION(val) ((val & 0x3) << 6) argument
26 #define STM32_DMA_CH_CFG_PERIPH_ADDR_INC(val) ((val & 0x1) << 9) argument
31 #define STM32_DMA_CH_CFG_MEM_ADDR_INC(val) ((val & 0x1) << 10) argument
36 #define STM32_DMA_CH_CFG_PERIPH_WIDTH(val) ((val & 0x3) << 11) argument
42 #define STM32_DMA_CH_CFG_MEM_WIDTH(val) ((val & 0x3) << 13) argument
48 #define STM32_DMA_CH_CFG_PERIPH_INC_FIXED(val) ((val & 0x1) << 15) argument
51 #define STM32_DMA_CH_CFG_PRIORITY(val) ((val & 0x3) << 16) argument
Dgd32_dma.h13 #define GD32_DMA_CH_CFG_DIRECTION(val) ((val & 0x3) << 6) argument
19 #define GD32_DMA_CH_CFG_PERIPH_ADDR_INC(val) ((val & 0x1) << 9) argument
24 #define GD32_DMA_CH_CFG_MEMORY_ADDR_INC(val) ((val & 0x1) << 10) argument
29 #define GD32_DMA_CH_CFG_PERIPH_WIDTH(val) ((val & 0x3) << 11) argument
35 #define GD32_DMA_CH_CFG_MEMORY_WIDTH(val) ((val & 0x3) << 13) argument
41 #define GD32_DMA_CH_CFG_PERIPH_INC_FIXED(val) ((val & 0x1) << 15) argument
44 #define GD32_DMA_CH_CFG_PRIORITY(val) ((val & 0x3) << 16) argument
/Zephyr-Core-3.6.0/tests/drivers/sensor/generic/src/
Ddummy_sensor.c35 struct sensor_value *val) in dummy_sensor_channel_get() argument
41 val->val1 = data->val[0].val1; in dummy_sensor_channel_get()
42 val->val2 = data->val[0].val2; in dummy_sensor_channel_get()
45 val->val1 = data->val[1].val1; in dummy_sensor_channel_get()
46 val->val2 = data->val[1].val2; in dummy_sensor_channel_get()
49 val->val1 = data->val[2].val1; in dummy_sensor_channel_get()
50 val->val2 = data->val[2].val2; in dummy_sensor_channel_get()
53 val->val1 = data->val[3].val1; in dummy_sensor_channel_get()
54 val->val2 = data->val[3].val2; in dummy_sensor_channel_get()
57 val->val1 = data->val[4].val1; in dummy_sensor_channel_get()
[all …]
/Zephyr-Core-3.6.0/drivers/counter/
Dcounter_ace_v1x_art.c19 uint32_t val; in counter_ace_v1x_art_ionte_set() local
21 val = sys_read32(ACE_TSCTRL); in counter_ace_v1x_art_ionte_set()
22 val &= ~ACE_TSCTRL_IONTE_MASK; in counter_ace_v1x_art_ionte_set()
23 val |= FIELD_PREP(ACE_TSCTRL_IONTE_MASK, new_timestamp_enable); in counter_ace_v1x_art_ionte_set()
24 sys_write32(val, ACE_TSCTRL); in counter_ace_v1x_art_ionte_set()
29 uint32_t val; in counter_ace_v1x_art_cdmas_set() local
31 val = sys_read32(ACE_TSCTRL); in counter_ace_v1x_art_cdmas_set()
32 val &= ~ACE_TSCTRL_CDMAS_MASK; in counter_ace_v1x_art_cdmas_set()
33 val |= FIELD_PREP(ACE_TSCTRL_CDMAS_MASK, cdmas); in counter_ace_v1x_art_cdmas_set()
34 sys_write32(val, ACE_TSCTRL); in counter_ace_v1x_art_cdmas_set()
[all …]
/Zephyr-Core-3.6.0/subsys/bluetooth/host/
Duuid.c27 .val = { BT_UUID_128_ENCODE(
36 sys_put_le16(BT_UUID_16(src)->val, in uuid_to_uuid128()
37 &dst->val[UUID_16_BASE_OFFSET]); in uuid_to_uuid128()
41 sys_put_le32(BT_UUID_32(src)->val, in uuid_to_uuid128()
42 &dst->val[UUID_16_BASE_OFFSET]); in uuid_to_uuid128()
57 return memcmp(uuid1.val, uuid2.val, 16); in uuid128_cmp()
69 return (int)BT_UUID_16(u1)->val - (int)BT_UUID_16(u2)->val; in bt_uuid_cmp()
71 return (int)BT_UUID_32(u1)->val - (int)BT_UUID_32(u2)->val; in bt_uuid_cmp()
73 return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16); in bt_uuid_cmp()
85 BT_UUID_16(uuid)->val = sys_get_le16(data); in bt_uuid_create()
[all …]

12345678910>>...39